Impact of Interface Roughness on Threshold-Voltage Variation in Ultrasmall Gate-All-Around and Double-Gate Field-Effect Transistors

被引:2
|
作者
Mori, Nobuya [1 ,2 ]
Minari, Hideki [1 ]
机构
[1] Osaka Univ, Grad Sch Engn, Div Elect Elect & Informat Engn, Suita, Osaka 5650871, Japan
[2] Japan Sci & Technol Agcy, CREST, Suita, Osaka 5650871, Japan
关键词
SURFACE-ROUGHNESS; QUANTUM TRANSPORT; FLUCTUATIONS; SIMULATION; REAL;
D O I
10.1143/JJAP.49.04DC05
中图分类号
O59 [应用物理学];
学科分类号
摘要
Effects of interface roughness on the threshold-voltage variation of nanometer-size gate-all-around (GAA) and double-gate (DG) metal-oxide-semiconductor field-effect transistors (MOSFETs) are investigated using three-dimensional non-equilibrium Green's function formalism. It is found that DG MOSFETs have better robustness to the interface roughness compared to GAA MOSFETs. This is attributed to the fact that the GAA structure has additional quantum conferment along the gate-width direction of the DG structure. From numerical simulations, a simple analytical formula is derived, which describes the threshold-voltage variation in terms of the subband energy change and reduction in the transmission function. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Compact Current Model of Single-Gate/Double-Gate Tunneling Field-Effect Transistors
    Yu, Yun Seop
    Najam, Faraz
    [J]. JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2017, 12 (05) : 2014 - 2020
  • [42] CHARACTERISTICS OF NMOS/GAA (GATE-ALL-AROUND) TRANSISTORS NEAR THRESHOLD
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    [J]. MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 815 - 818
  • [43] A non-quasi-static model for nanowire gate-all-around tunneling field-effect transistors
    Lu, Bin
    Ma, Xin
    Wang, Dawei
    Chai, Guoqiang
    Dong, Linpeng
    Miao, Yuanhao
    [J]. CHINESE PHYSICS B, 2023, 32 (06)
  • [44] A non-quasi-static model for nanowire gate-all-around tunneling field-effect transistors
    芦宾
    马鑫
    王大为
    柴国强
    董林鹏
    苗渊浩
    [J]. Chinese Physics B, 2023, (06) : 761 - 766
  • [45] Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors
    Peng, J. W.
    Lee, S. J.
    Liang, G. C. Albert
    Singh, N.
    Zhu, S. Y.
    Lo, G. Q.
    Kwong, D. L.
    [J]. APPLIED PHYSICS LETTERS, 2008, 93 (07)
  • [46] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Guerfi, Youssouf
    Larrieu, Guilhem
    [J]. NANOSCALE RESEARCH LETTERS, 2016, 11
  • [47] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
    De Marchi, M.
    Sacchetto, D.
    Frache, S.
    Zhang, J.
    Gaillardon, P. -E.
    Leblebici, Y.
    De Micheli, G.
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [48] A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors
    Dixit, A.
    Gupta, N.
    [J]. International Journal of Engineering, Transactions A: Basics, 2021, 34 (07): : 1718 - 1724
  • [49] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorn
    Fjeldly, Tor A.
    Iniguez, Benjamin
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686
  • [50] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Youssouf Guerfi
    Guilhem Larrieu
    [J]. Nanoscale Research Letters, 2016, 11