Design of the TRIO system-on-chip for aerospace

被引:4
|
作者
Kottaras, G [1 ]
Sarris, E
Paschalidis, B
Stamatopoulos, N
Paschalidis, N
机构
[1] Democritus Univ Thrace, Thrace, Greece
[2] Johns Hopkins Univ, Appl Phys Lab, Laurel, MD 20723 USA
基金
美国国家航空航天局;
关键词
D O I
10.1109/TAES.2004.1337460
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Several design and testing aspects of the TRIO smart sensor data acquisition chip, developed by JHU/APL for NASA spacecraft applications are presented. TRIO includes a 10 bit self-corrected analog-to-digital converter (ADC), 16/32 analog inputs, a front end multiplexer with selectable aquisition time, a current source, memory, serial and parallel bus, and control logic. So far TRIO is used in many missions including Contour, Messenger, Stereo, Pluto, and the generic JPL X2000 spacecraft bus.
引用
收藏
页码:862 / 878
页数:17
相关论文
共 50 条
  • [21] Mitigating Soft Errors in System-on-chip Design
    Yu, Hai
    Fan Xiaoya
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1260 - +
  • [22] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [23] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [24] Design of a system-on-chip for ECG signal processing
    Chang, MC
    Lin, ZX
    Chang, CW
    Chan, HL
    Feng, WS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 441 - 444
  • [25] Experiences from System-on-Chip design courses
    Matilainen, Lauri
    Salminen, Erno
    Hamalainen, Timo D.
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 37 - 42
  • [26] Design of a configurable system-on-chip for audio application
    Tan, Honghe
    Sun, Yihe
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 740 - 743
  • [27] Multimedia Terminal System-on-Chip Design and Simulation
    Ivano Barbieri
    Massimo Bariani
    Alessandro Scotto
    Marco Raggio
    EURASIP Journal on Advances in Signal Processing, 2005
  • [28] Multimedia terminal system-on-chip design and simulation
    Barbieri, I
    Bariani, M
    Scotto, A
    Raggio, M
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700
  • [29] C++ based system-on-chip design
    Caldari, M
    Conti, M
    Coppola, M
    Giuliodori, M
    Turchetti, C
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 115 - 123
  • [30] On core and more: A design perspective for system-on-chip
    Meyr, H
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 60 - 63