Challenges in Delay Testing of Integrated Circuits

被引：0

作者：

Walker, D. M. H. ^{[1
]}

机构：

[1] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA

来源：

IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS | 2009年

关键词：

D O I：

10.1109/DFT.2009.53

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Delay testing of integrated circuits is increasingly focused on detecting small delay defects, and improving correlation to functional test. In this talk we will describe our recent efforts and results on industrial designs.

引用

页码：81 / 82

页数：2

共 50 条

[31] Analysis of Electrostatic Coupling in Monolithic 3D Integrated Circuits and its Impact on Delay Testing
Koneru, Abhishek
Chakrabarty, Krishnendu
2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
[32] DESIGN OF INTEGRATED-CIRCUITS - DIRECTIONS AND CHALLENGES
CAVIN, RK
HILBERT, JL
PROCEEDINGS OF THE IEEE, 1990, 78 (02) : 418 - 435
[33] Photonic Integrated Circuits: New Challenges for Lithography
Bolten, Jens
Wahlbrink, Thorsten
Prinzen, Andreas
Porschatis, Caroline
Lerch, Holger
Giesecke, Anna Lena
32ND EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2016, 10032
[34] Packaging Challenges for Integrated Silicon Photonic Circuits
Pavarelli, Nicola
Lee, Jun Su
O'Brien, Peter A.
SILICON PHOTONICS AND PHOTONIC INTEGRATED CIRCUITS IV, 2014, 9133
[35] Nanoscale integrated circuits and future materials challenges
Garner, CM
SURFACES AND INTERFACES IN NANOSTRUCTURED MATERIALS AND TRENDS IN LIGA, MINIATURIZATION, AND NANOSCALE MATERIALS, 2004, : 261 - 268
[36] Testing Approximate Digital Circuits: Challenges and Opportunities
Traiola, Marcello
Virazel, Arnaud
Girard, Patrick
Barbareschi, Mario
Bosio, Alberto
2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2018,
[37] INTEGRATED TESTING AND ALGORITHMS FOR VISUAL INSPECTION OF INTEGRATED-CIRCUITS
PAU, LF
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1983, 5 (06) : 602 - 608
[38] Integrated Analogical Signs Generator for Testing Mixed Integrated Circuits
Simancas-Garcia, Jose L.
Melendez-Pertuz, Farid A.
Combita-Nino, Harold
Gonzalez, Ramon E. R.
Collazos-Morales, Carlos
INTELLIGENT HUMAN COMPUTER INTERACTION, IHCI 2021, 2022, 13184 : 483 - 495
[39] SIGNAL DELAY CALCULATION FOR INTEGRATED CMOS CIRCUITS.
Huss, Sorin A.
Gerbershagen, Martin
AEU. Archiv fur Elektronik und Ubertragungstechnik, 1987, 41 (04): : 214 - 222
[40] A genetic testing framework for digital integrated circuits
Yu, XM
Fin, A
Fummi, F
Rudnick, EM
14TH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2002, : 521 - 526

← 1 2 3 4 5 →