Demo: Overlay Architectures For Heterogeneous FPGA Cluster Management

被引：0
|
作者：
Bollengier, Theotime [1 ]
Najem, Mohamad [2 ]
Le Lann, Jean-Christophe [2 ]
Lagadec, Loic [2 ]
机构：
[1] B Com, Brest, France
[2] ENSTA Bretagne, Lab STICC MOCS, Brest, France
来源：
PROCEEDINGS OF THE 2016 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL & IMAGE PROCESSING | 2016年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Overlays are reconfigurable architectures synthesized on commercial of the shelf (COTS) FPGAs. Overlays bring some advantages such as portability, resources abstraction, fast configuration, and can exhibit features independent from the host FPGA. We designed a fine-grained overlay implementing novel features easing the management of such architectures in a cluster of heterogeneous COTS FPGAs. This demonstration shows the use of this overlay in an FPGA cluster, performing a hardware application live migration between two nodes of a cluster. It also illustrates fault tolerance of the cluster.
引用
收藏
页码：239 / 240
页数：2
相关论文
共 50 条
  • [21] Analysis and Modeling of Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures
    Huang, Sitao
    Chang, Li-Wen
    El Hajj, Izzat
    De Gonzalo, Simon Garcia
    Gomez-Luna, Juan
    Chalamalasetti, Sai Rahul
    El-Hadedy, Mohamed
    Milojicic, Dejan
    Mutlu, Onur
    Chen, Deming
    Hwu, Wen-mei
    PROCEEDINGS OF THE 2019 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '19), 2019, : 79 - 90
  • [22] A Multiobjective Reconfiguration-Aware Scheduler for FPGA-Based Heterogeneous Architectures
    Deiana, Enrico A.
    Rabozzi, Marco
    Cattaneo, Riccardo
    Santambrogio, Marco D.
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [23] An AXI Data Shaper for Heterogeneous FPGA System-on-Chip (SoC) Architectures
    Yitim, Efe Berkay
    Schmidt, Ece Guran
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,
  • [24] TBES: Template-Based Exploration and Synthesis of Heterogeneous Multiprocessor Architectures on FPGA
    Corre, Youenn
    Diguet, Jean-Philippe
    Heller, Dominique
    Blouin, Dominique
    Lagadec, Loic
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (01)
  • [25] Hardware resource utilization optimization in FPGA-based Heterogeneous MPSoC architectures
    Dammak, Bouthaina
    Baklouti, Mouna
    Benmansour, Rachid
    Niar, Smail
    Abid, Mohamed
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 1108 - 1118
  • [26] Efficient grouping-based mapping and scheduling on heterogeneous cluster architectures
    Sun, Qunyan
    Zhuge, Qingfeng
    Hu, Jingtong
    Yi, Juan
    Sha, Edwin H-M
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (05) : 1604 - 1620
  • [27] The FOS (FPGA Operating System) Demo
    Vaishnav, Anuj
    Khoa Dang Pham
    Manev, Kristiyan
    Koch, Dirk
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 429 - 429
  • [28] Demo: Routing Overlay for Reliable Communication in Networks with Blockage
    Barto, William C.
    Brennen, Andrea
    Herrera, Laura
    Jones, Nathaniel M.
    Pudlewski, Scott
    Shrader, Brooke
    Worthen, Andrew P.
    MOBIHOC'14: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, 2014, : 409 - 410
  • [29] Asynchronous FPGA architectures
    Payne, R
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (05): : 282 - 286
  • [30] Architectures for ICT on FPGA
    Patiño, AM
    Peiró, MAM
    Ballester, F
    Payá, G
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 403 - 406
12345