Estimating Power Dissipation through Thermal Measurements in Power Circuits

被引：0

作者：

Fodor, A. ^{[1
]}

Chindris, G. ^{[1
]}

机构：

[1] Tech Univ Cluj Napoca, Appl Elect Dept, Cluj Napoca, Romania

来源：

2020 IEEE 26TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME 2020) | 2020年

关键词：

thermal modelling; power dissipation; power circuit;

D O I：

10.1109/siitme50350.2020.9292168

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In systems working in strongly distorted regimes, electrical measurements are insufficient for determining the total power dissipation. The study proposes an alternative method for estimating power dissipation in an electronic system in which thermal measurements are correlated with thermal modelling and simulations for a power circuit, to estimate power dissipation in the assembly. It is shown that modelling the component packages and measuring the temperature rise in a power system, the total power dissipation can be estimated.

引用

页码：372 / 375

页数：4

共 50 条

[41] Reduced power dissipation through truncated multiplication
Schulte, MJ
Stine, JE
Jansen, JG
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 61 - 69
[42] A MODEL FOR ESTIMATING POWER DISSIPATION IN A CLASS OF DSP VLSI CHIPS
POWELL, SR
CHAU, PM
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (06): : 646 - 650
[43] Determination of thermal constraints on semiconductors in power circuits
Laur, J.P.
Jalade, J.
Dorkel, J.M.
EPE Journal (European Power Electronics and Drives Journal), 1992, 2 (03):
[44] THERMAL PARAMETRIC STUDIES OF HYBRID POWER CIRCUITS
ZARDINI, C
RODES, F
DUCHAMP, G
AUCOUTURIER, JL
1989 ANSYS CONFERENCE PROCEEDINGS, VOL 1: ENGINEERING DESIGN OPTIONS : FROM PCS TO PARALLELS, 1989, : C72 - C79
[45] Variation of Power Dissipation for Adiabatic CMOS and Conventional CMOS Digital Circuits
Goyal, Sakshi
Singh, Gurvinder
Sharma, Pushpinder
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 162 - 166
[46] A Rule-Based Approach for Minimizing Power Dissipation of Digital Circuits
Das, Subrata
Dasgupta, Parthasarathi
Fiser, Petr
Ghosh, Sudip
Das, Dehesh Kumar
2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2016, : 237 - 242
[47] Reducing power dissipation, delay, and area in logic circuits by narrowing transistors
Unger, SH
IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (06): : 18 - 24
[48] Power dissipation analysis and optimization of deep submicron CMOS digital circuits
Gu, RX
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 707 - 713
[49] Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
Chereja, Verginia-Iulia-Maria
Potarniche, Adriana-Ioana
Ranga, Sergiu-Alex
Kirei, Botond Sandor
Topa, Marina Dana
2018 13TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2018, : 63 - 66
[50] Statistical estimation of the cumulative distribution function for power dissipation in VLSI circuits
Ding, CS
Wu, Q
Hsieh, CT
Pedram, M
DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 371 - 376

← 1 2 3 4 5 →