Estimating Power Dissipation through Thermal Measurements in Power Circuits

被引：0
|
作者：
Fodor, A. [1 ]
Chindris, G. [1 ]
机构：
[1] Tech Univ Cluj Napoca, Appl Elect Dept, Cluj Napoca, Romania
来源：
2020 IEEE 26TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME 2020) | 2020年
关键词：
thermal modelling; power dissipation; power circuit;
D O I：
10.1109/siitme50350.2020.9292168
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In systems working in strongly distorted regimes, electrical measurements are insufficient for determining the total power dissipation. The study proposes an alternative method for estimating power dissipation in an electronic system in which thermal measurements are correlated with thermal modelling and simulations for a power circuit, to estimate power dissipation in the assembly. It is shown that modelling the component packages and measuring the temperature rise in a power system, the total power dissipation can be estimated.
引用
收藏
页码：372 / 375
页数：4
相关论文
共 50 条
  • [1] ESTIMATING POWER DISSIPATION IN VLSI CIRCUITS
    NAJM, FN
    [J]. IEEE CIRCUITS & DEVICES, 1994, 10 (04): : 11 - 19
  • [2] Estimating the power dissipation range in switched-capacitor circuits
    Casinovi, G
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 460 - 463
  • [3] Power dissipation in fractal AC circuits
    Chen, Joe P.
    Rogers, Luke G.
    Anderson, Loren
    Andrews, Ulysses
    Brzoska, Antoni
    Coffey, Aubrey
    Davis, Hannah
    Fisher, Lee
    Hansalik, Madeline
    Loew, Stephen
    Teplyaev, Alexander
    [J]. JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2017, 50 (32)
  • [4] POWER DISSIPATION IN PLANAR DIGITAL CIRCUITS
    KEYES, RW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 181 - 181
  • [5] Research On Power Dissipation of ERSFQ Circuits
    Chen, Liyun
    Niu, Minghui
    Li, Guanqun
    Gao, Xiaoping
    Xu, Wanning
    Ying, Liliang
    Ren, Jie
    Wang, Zhen
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [6] Simulation of power dissipation in semiconductor devices of power electronic circuits
    Janke, W
    Pietrenko, W
    [J]. ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 880 - 883
  • [7] A framework for estimating maximum power dissipation in CMOS combinational circuits using genetic algorithms
    Placer, J
    Sagahyroon, A
    Massoumi, M
    [J]. PROCEEDINGS OF THE TWENTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1996, : 348 - 352
  • [8] Power Model Validation Through Thermal Measurements
    Mesa-Martinez, Francisco J.
    Nayfach-Battilana, Joseph
    Renau, Jose
    [J]. ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 302 - 311
  • [9] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
    KANG, SM
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
  • [10] Multifractal Behavior of the Power Dissipation of CMOS Circuits
    Qiang, W.
    Cao, H.
    [J]. EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 41 - +
12345