90nm RF CMOS technology for low-power 900MHz applications

被引：0

作者：

Ramos, J ^{[1
]}

Mercha, A ^{[1
]}

Jeamsaksiri, W ^{[1
]}

Linten, D ^{[1
]}

Jenei, S ^{[1
]}

Rooyackers, R ^{[1
]}

Verbeeck, R ^{[1
]}

Thijs, S ^{[1
]}

Scholten, AJ ^{[1
]}

Wambacq, P ^{[1
]}

Debusschere, I ^{[1
]}

Decoutere, S ^{[1
]}

机构：

[1] IMEC, B-3001 Louvain, Belgium

来源：

ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work emphasizes the low power capabilities of a 90nm RF CMOS technology and a poryblio of high Q passive components for low-power portable applications around 900 MHz.. The experimental results mainly focus on the trade-off needed to account for an optimal operation in weak inversion for low-power applications. The DC gain, the bandwidth and the distortion are discussed to evaluate the possibility offered by the CMOS technology scaling. The achievements are illustrated for the first time by the good performances of a fully integrated low-noise amplifier operating in moderate inversion at 900MHz.

引用

页码：329 / 332

页数：4

共 50 条

[21] An Ultra-Low-Power 902-928MHz RF Receiver Front-End In CMOS 90nm Process
Tu, Xiaojun
Holleman, Jeremy H.
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2199 - 2202
[22] A Low-Power and Low-Noise X-Band Receiver MMIC in 90nm CMOS
Wang, Ping-Yi
Shen, Yun-Chun
Wu, Te-Lin
Chen, Ming-Yu
Chang, Yin-Cheng
Chang, Da-Chiang
Hsu, Shawn S. H.
[J]. 2015 45TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2015, : 905 - 908
[23] A Low-Power Current-Reuse Resistive-Feedback LNA in 90nm CMOS
Khoshroo, Parya
Elmi, Mohammad
Naimi, Hossein Miare
[J]. 2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 917 - 920
[24] An inductorless 900MHz RF low-noise amplifier in 0.9 mu m CMOS
Shin, YJ
Bult, K
[J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 513 - 516
[25] A low-voltage CMOS multiplier and its application to a 900MHz RF downconversion mixer
Debono, CJ
Maloberti, F
Micallef, J
[J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 108 - 111
[26] Design and Test of a Low-Power 90nm Xor/Xnor Gate for Cryptographic Applications
Tena-Sanchez, Erica
Castro, Javier
Acosta, Antonio J.
[J]. 2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
[27] A low-power and low-noise CMOS prescaler for 900 MHz to 1.9 GHz wireless applications
Chang, WH
Pehlke, DR
Yu, R
[J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 597 - 600
[28] Technology exploration for adaptive power and frequency scaling in 90nm CMOS
Meijer, M
Pessolano, F
de Gyvez, JP
[J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 14 - 19
[29] Power analysis of Flash-ADC in 90nm CMOS Technology
Khatak, Anil
Kumar, Manoj
Dhull, Sanjeev
[J]. 2018 INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY, ELECTRONICS, AND COMPUTING SYSTEMS (SEEMS), 2018,
[30] Power-delay metrics revisited for 90nm CMOS technology
Sengupta, D
Saleh, R
[J]. 6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 291 - 296

← 1 2 3 4 5 →