Verilog and VHDL going analog

被引：0
|
作者：
不详
机构：
来源：
COMPUTER DESIGN | 1997年 / 36卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：40 / 40
页数：1
相关论文
共 50 条
  • [21] Code-coverage tool checks VHDL and Verilog designs
    Prophet, G
    EDN, 1999, 44 (03) : 20 - 20
  • [22] THE VHDL/VERILOG DEBATE CONTINUES - HOW WILL THEY SHARE THE COVETED CROWN
    TUCK, B
    COMPUTER DESIGN, 1993, 32 (01): : 77 - &
  • [23] Special issue: Analog VHDL
    Vachoux, A
    Rosinski, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 16 (02) : 89 - 90
  • [24] VHDL 1076.1 - Analog and mixed-signal extensions to VHDL
    Christen, E
    Bakalar, K
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 556 - 561
  • [25] Verilog-VHDL翻译器设计与实现
    胡燕翔
    刘明业
    计算机辅助设计与图形学学报, 2004, (08) : 1074 - 1079
  • [26] 硬件描述语言VHDL到Verilog的翻译
    郭建
    刘建元
    杜慧敏
    韩俊刚
    郝克刚
    华庆一
    西北大学学报(自然科学版), 2000, (01) : 15 - 19
  • [27] VHDL and Verilog fundamentals - Design entities, data types, and data objects
    Smith, DJ
    EDN, 1997, 42 (03) : 163 - &
  • [28] Modeling of feedback analog circuits with VHDL
    Di Cataldo, Giuseppe
    Mita, Rosario
    Palumbo, Gaetano
    Pennisi, Melita
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 882 - 885
  • [29] Analog RF model development with Verilog-A
    Troyanovsky, B
    O'Halloran, P
    Mierzwinski, M
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 287 - 290
  • [30] SOURCE-LEVEL VERILOG/VHDL TOOLS SIGNAL CHANGE IN HARDWARE DESIGN
    PELL, R
    ELECTRONIC PRODUCTS MAGAZINE, 1995, 37 (10): : 18 - 21
12345