A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory

被引:1
|
作者
Yeh, Mu-Shih [1 ]
Wu, Yung-Chun [1 ]
Liu, Kuan-Cheng [1 ]
Chung, Ming-Hsien [1 ]
Jhan, Yi-Ruei [1 ]
Hung, Min-Feng [1 ]
Chen, Lun-Chun [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 30013, Taiwan
来源
关键词
Single poly Si; Gate all around; Junctionless; Fin field effect transistor; One time programming; Nonvolatile memory; Three-dimensional; Flash memory;
D O I
10.1186/1556-276X-9-603
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
This work demonstrates a feasible single poly-Si gate-all-around (GAA) junctionless fin field-effect transistor (JL-FinFET) for use in one-time programming (OTP) nonvolatile memory (NVM) applications. The advantages of this device include the simplicity of its use and the ease with which it can be embedded in Si wafer, glass, and flexible substrates. This device exhibits excellent retention, with a memory window maintained 2 V after 10(4) s. By extrapolation, 95% of the original charge can be stored for 10 years. In the future, this device will be applied to multi-layer Si ICs in fully functional systems on panels, active-matrix liquid-crystal displays, and three-dimensional (3D) stacked flash memory.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Peculiarities of the SCLC Effect in Gate-All-Around Silicon Nanowire Field-Effect Transistor Biosensors
    Zhang, Yongqiang
    Boichuk, Nazarii
    Pustovyi, Denys
    Chekubasheva, Valeriia
    Long, Hanlin
    Petrychuk, Mykhailo
    Vitusevich, Svetlana
    ADVANCED ELECTRONIC MATERIALS, 2024, 10 (07)
  • [32] Ultra Thin Poly-Si Nanosheet Junctionless Field-Effect Transistor with Nickel Silicide Contact
    Lin, Yu-Ru
    Tsai, Wan-Ting
    Wu, Yung-Chun
    Lin, Yu-Hsien
    MATERIALS, 2017, 10 (11):
  • [33] Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor
    Chang, You-Tai
    Li, Pei-Wen
    Lin, Horng-Chih
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 123 - 124
  • [34] Impacts of Poly-Si Nanowire Shape on Gate-All-Around Flash Memory With Hybrid Trap Layer
    Chen, Hung-Bin
    Wu, Yung-Chun
    Yang, Chao-Kan
    Chen, Lun-Chun
    Chiang, Ji-Hong
    Chang, Chun-Yen
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) : 1382 - 1384
  • [35] Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
    Lee, Dong Seup
    Yang, Hong-Seon
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Lee, Jung Han
    Cho, Seongjae
    Park, Byung-Gook
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05) : 540 - 545
  • [36] Atomistic modeling of gate-all-around Si-nanowire field-effect transistors
    Pecchia, Alessandro
    Salamandra, Luigi
    Latessa, Luca
    Aradi, Balint
    Frauenheim, Thomas
    Di Carlo, Aldo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3159 - 3167
  • [37] Analysis of Channel Area Fluctuation Effects of Gate-All-Around Tunnel Field-Effect Transistor
    Kang, Seok Jung
    Park, Jeong-Uk
    Rim, KyungJin
    Kim, Yoon
    Kim, Jang Hyun
    Kim, Garam
    Kim, Sangwan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4409 - 4413
  • [38] Effect of Ga fraction in InGaAs channel on performances of gate-all-around tunneling field-effect transistor
    Kim, Young Jae
    Yoon, Young Jun
    Seo, Jae Hwa
    Lee, Sung Min
    Cho, Seongjae
    Lee, Jung-Hee
    Kang, In Man
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (01)
  • [39] Optimization of negative capacitance junctionless gate-all-around field-effect transistor using asymmetric non-local lateral Gaussian doping
    Han, Ying
    Lu, Weifeng
    Wei, Weijie
    Zhang, Caiyun
    Chen, Dengke
    MICROELECTRONICS JOURNAL, 2023, 135
  • [40] Variability characteristics and corner effects of gate-all-around (GAA) p-type poly-Si junctionless nanowire/nanosheet transistors
    Ahn, Min-Ju
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)