Design of high performance double edge-triggered flip-flops

被引：7
|
作者：
Mishra, SM [1 ]
Rofail, SS [1 ]
Yeo, KS [1 ]
机构：
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore
来源：
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2000年 / 147卷 / 05期
关键词：
D O I：
10.1049/ip-cds:20000672
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A methodology for constructing double edge-triggered flip-flops (DETFFs) from existing latches, which removes the need for complete flip-flops or the presence of docked nodes in the combining section is presented. The application of this methodology to designing DETFFs based on latches constructed from pass transistor/transmission gates, true single-phase clocked structures, and differential logic is investigated. The resulting DETFFs deliver high performance and do not suffer from the problems of charge sharing, charge coupling, reduced voltage swing, poor supply voltage scaling properties, and excessive power dissipation plaguing existing DETFFs.
引用
收藏
页码：283 / 290
页数：8
相关论文
共 50 条
  • [11] EDGE-TRIGGERED FLIP-FLOPS MAKE 360-DEGREE PHASE METER
    HAGER, JC
    ELECTRONICS, 1975, 48 (17): : 100 - 101
  • [12] Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors
    Hang, Guoqiang
    Hu, Xiaohui
    Zhu, Hongli
    You, Xiaohu
    2013 9TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2013, : 313 - 317
  • [13] Analysis and Comparison of Variations in Double Edge Triggered Flip-Flops
    Alioto, Massimo
    Consoli, Elio
    Palumbo, Gaetano
    2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,
  • [14] Folded Circuit Synthesis: Logic Simplification Using Dual Edge-Triggered Flip-Flops
    Han, Inhak
    Shin, Youngsoo
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 17 - 20
  • [15] Dual Edge Triggered Flip-Flops for Noise Aware Design
    Miura, Yukiya
    2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 217 - 217
  • [16] LOGICAL NETWORKS OF JK-JK EDGE-TRIGGERED FLIP-FLOPS - TTL AND CMOS STRUCTURES
    ION, S
    REVUE ROUMAINE DE PHYSIQUE, 1977, 22 (08): : 847 - 857
  • [17] A NOVEL CMOS IMPLEMENTATION OF DOUBLE-EDGE-TRIGGERED FLIP-FLOPS
    LU, SL
    ERCEGOVAC, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 1008 - 1010
  • [18] Double-edge-triggered flip-flops in ternary DYL circuits
    Zhou, Xuanchang
    Wu, Xunwei
    Dianzi Kexue Xuekan/Journal of Electronics, 2000, 22 (05): : 842 - 846
  • [19] DOUBLE EDGE-TRIGGERED D-FLIP-FLOPS FOR HIGH-SPEED CMOS CIRCUITS
    AFGHAHI, M
    YUAN, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1168 - 1170
  • [20] Novel Current-mode CMOS Edge-triggered Flip-flops with Low-noise
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    不详
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 1 (95-99):
12345