Decreased effectiveness of on-chip decoupling capacitance in high-frequency operation

被引:4
|
作者
Yamamoto, Hiroshi [1 ]
Davis, Jeffrey A.
机构
[1] NEC Elect Corp, Core Dev Div, Kawasaki, Kanagawa 2118668, Japan
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
capacitance; noise; power distribution; switching circuits;
D O I
10.1109/TVLSI.2007.898670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper shows the decreased effectiveness of on-chip decoupling capacitance in high-frequency operation. On-chip decoupling capacitance is often used to decrease the variation of the propagation delay caused by power/ground noise, i.e., dynamic IR-drop and/or delta-I noise. However, it is shown in this paper that decoupling capacitance is only effective for coping with dynamic IR-drop if the recharging time between switching events is sufficient. In other words, the effectiveness of decoupling capacitance for dynamic IR-drop in high-frequency operation is less than that of a fully-charged decoupling capacitor. The recharging time and the effectiveness of a decoupling capacitor depend on the propagation delay of the average circuit path which is. used to determine the total switching current of a given macro/chip and clock cycle time. If the propagation delay of the critical paths is approximately equal to that of the average circuit path, then it is shown in this paper that adding decoupling capacitance never improves the maximum frequency of the system due to dynamic IR-drop limitations. On the other hand, if the propagation delay of the critical paths is larger than that of the average circuit path, then the maximum frequency is improved by adding decouphing capacitance. In both cases, a new metric, called the apparent capacitance, can be used to help make correct decisions about decoupling capacitance planning.
引用
收藏
页码:649 / 659
页数:11
相关论文
共 50 条
  • [1] High-frequency on-chip inductance model
    Sim, SP
    Lee, K
    Yang, CY
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) : 740 - 742
  • [2] High-frequency characterization of on-chip digital interconnects
    Kleveland, B
    Qi, XN
    Madden, L
    Furusawa, T
    Dutton, RW
    Horowitz, MA
    Wong, SS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (06) : 716 - 725
  • [3] Resonance and damping in CMOS circuits with on-chip decoupling capacitance
    Larsson, P
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (08) : 849 - 858
  • [4] Radiated harmonics characterization of CMOS test chip with on-chip decoupling capacitance
    Sudo, T
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2005, E88B (08) : 3195 - 3199
  • [5] On-chip high-frequency diagnostic of RSFQ logic cells
    Febvre, P
    Berthet, JC
    Ney, D
    Roussy, A
    Tao, JW
    Angénieux, G
    Hadacek, N
    Villégier, JC
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 284 - 287
  • [6] Process technology for high-frequency on-chip passive elements
    Saito, K.
    Yagi, S.
    Ishii, H.
    Machida, K.
    [J]. 2001, Nippon Telegraph and Telephone Corp. (50):
  • [7] Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance
    Larsson, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 574 - 576
  • [8] Decoupling Capacitance Boosting for On-Chip Resonant Supply Noise Reduction
    Kim, Jinmyoung
    Nakura, Toru
    Takata, Hidehiro
    Ishibashi, Koichiro
    Ikeda, Makoto
    Asada, Kunihiro
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 111 - 114
  • [9] A high-frequency nonquasi-static analytical model including gate leakage effects for on-chip decoupling capacitors
    Rius, J
    Meijer, M
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 88 - 97
  • [10] Effect of dummy fills on high-frequency characteristics of on-chip interconnects
    Tsuchiya, Akira
    Onodera, Hidetoshi
    [J]. 10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 275 - +