Comparative Study of FinFETs versus 22nm Bulk CMOS technologies: SRAM Design Perspective

被引:0
|
作者
Farkhani, Hooman [1 ]
Peiravi, Ali [1 ]
Kargaard, Jens Madsen [2 ]
Moradi, Farshad [2 ]
机构
[1] Ferdowsi Univ Mashhad, Mashhad, Razavi Khorasan, Iran
[2] Aarhus Univ, Integrated Circuits & Elect Lab, Aarhus, Denmark
关键词
FinFET; SRAM; CMOS; SUBTHRESHOLD SRAM; MOSFET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, FinFET devices are compared to bulk CMOS technology by looking at the characteristics of both devices and their challenges in nano-scale regimes. The effects of process variations on these devices along with the effect of device parameters on their characteristics are explored. Both FinFET and CMOS devices are used in 6T and 8T-SRAM cells. Simulation results show significant improvements for FinFET-based SRAMs compared to bulk CMOS-based SRAM cells. FinFET based 6T-SRAM cell shows 39% improvement in read static noise margin, 54% higher write margin, 54% smaller minimum supply voltage applicable, and 7.3X less leakage power compared to its CMOS counterpart. 8T-SRAM using FinFET improved read static noise margin, write margin, minimum supply voltage and leakage power consumption by 7% 64%, 50%, and 3.1X compared to bulk-CMOS 8T-SRAM, respectively.
引用
收藏
页码:449 / 454
页数:6
相关论文
共 47 条
  • [1] Design Challenges for 22nm CMOS and Beyond
    Borkar, Shekhar
    [J]. 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 415 - 415
  • [2] Design Perspectives on 22nm CMOS and Beyond
    Borkar, Shekhar
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 93 - 94
  • [3] Performance Evaluation of SRAM Cells in 22nm Predictive CMOS Technology
    Hentrich, David
    Oruklu, Erdal
    Saniie, Jafar
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 468 - 473
  • [4] The impact of assist-circuit design for 22nm SRAM and beyond
    Karl, Eric
    Guo, Zheng
    Ng, Yong-Gee
    Keane, John
    Bhattacharya, Uddalak
    Zhang, Kevin
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [5] DESIGN AND PERFORMANCE ANALYSIS OF 6T SRAM CELL IN 22nm CMOS AND FINFET TECHNOLOGY NODES
    Sanjana, S. R.
    Ramakrishna, Balaji S.
    Samiksha
    Banu, Roohila
    Shubham, Prateek
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS AND COMMUNICATION TECHNOLOGY (ICRAECT), 2017, : 38 - 42
  • [6] Design of 65 nm CMOS SRAM for Space Applications: A Comparative Study
    Gorbunov, Maxim S.
    Dolotov, Pavel S.
    Antonov, Andrey A.
    Zebrev, Gennady I.
    Emeliyanov, Vladimir V.
    Boruzdina, Anna B.
    Petrov, Andrey G.
    Ulanova, Anastasia V.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1575 - 1582
  • [7] Design of 65 nm CMOS SRAM for Space Applications: a Comparative Study
    Gorbunov, Maxim S.
    Dolotov, Pavel S.
    Antonov, Andrey A.
    Zebrev, Gennady I.
    Emeliyanov, Vladimir V.
    Boruzdina, Anna B.
    Petrov, Andrey G.
    Ulanova, Anastasia V.
    [J]. 2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
  • [8] TRAMS Project: Variability and Reliability of SRAM Memories in sub-22 nm Bulk-CMOS Technologies
    Canal, R.
    Rubio, A.
    Asenov, A.
    Brown, A.
    Miranda, M.
    Zuber, P.
    Gonzalez, A.
    Vera, X.
    [J]. PROCEEDINGS OF THE 2ND EUROPEAN FUTURE TECHNOLOGIES CONFERENCE AND EXHIBITION 2011 (FET 11), 2011, 7 : 148 - +
  • [10] FDSOI SRAM Cells for Low Power Design at 22nm Technology Node
    Chen, Linbin
    Lombardi, Fabrizio
    Han, Jie
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 527 - 530