Reliability issues in advanced High k/metal gate stacks for 45 nm CMOS applications

被引：1

作者：

Groeseneken, G. ^{[1
,2
]}

Aoulaiche, M. ^{[1
,2
]}

De Gendt, S. ^{[1
,3
]}

Degraeve, R. ^{[1
]}

Houssa, M. ^{[1
,2
]}

Kauerauf, T. ^{[1
,2
]}

Pantisano, L. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Louvain, Belgium

[2] Katholieke Univ Leuven, ESAT Dept, Leuven, Belgium

[3] Katholieke Univ Leuven, Dept Chem, Leuven, Belgium

来源：

ASDAM '06: SIXTH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES AND MICROSYSTEMS, CONFERENCE PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ASDAM.2006.331143

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Some recent insights in reliability issues of high k/metal gate stacks for the 45 nm CMOS node and beyond are discussed The problem of transient charging effects leading to threshold voltage instability is illustrated It is shown that nitridation of Hf-silicate layers leads to severe degradation of the Negative-Bias-Instability (NBTI) lifetime. Some insights in the mechanisms of Time-dependent-Dielectric breakdown (TDDB) are discussed and illustrated.

引用

页码：15 / 19

页数：5

共 50 条

[31] Universal Correlation Between Mobility and NBTI on Advanced High-K/Metal Gate Stacks
Reimbold, G.
Garros, X.
Casse, M.
Rafik, M.
Leroux, C.
Ribes, G.
Martin, F.
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 41 - +
[32] Sub-1nm EOT scaling for high-k/metal-gate stacks
Heyns, M
Schram, T
Ragnarsson, LÅ
De Gendt, S
Kerber, A
SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
[33] High-k/Metal Gate Stacks in Gate First and Replacement Gate Schemes
Kesapragada, Sree
Wang, Rongjun
Liu, Dave
Liu, Guojun
Xie, Zhigang
Ge, Zhenbin
Yang, Haichun
Lei, Yu
Lu, Xinliang
Tang, Xianmin
Lei, Jianxin
Allen, Miller
Gandikota, Srinivas
Moraes, Kevin
Hung, Steven
Yoshida, Naomi
Chang, Chorng-Ping
2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 256 - 259
[34] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
Yang, S. H.
Sheu, J. Y.
Ieong, M. K.
Chiang, M. H.
Yamamoto, T.
Liaw, J. J.
Chang, S. S.
Lin, Y. M.
Hsu, T. L.
Hwang, J. R.
Ting, J. K.
Wu, C. H.
Ting, K. C.
Yang, F. C.
Liu, C. M.
Wu, I. L.
Chen, Y. M.
Chent, S. J.
Chen, K. S.
Cheng, J. Y.
Tsai, M. H.
Chang, W.
Chen, R.
Chen, C. C.
Lee, T. L.
Lin, C. K.
Yang, S. C.
Sheu, Y. M.
Tzeng, J. T.
Lu, L. C.
Jang, S. M.
Diaz, C. H.
Mii, Y. J.
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[35] Implementation of high-k and metal gate materials for the 45 nm node and beyond:: gate patterning development
Beckx, S
Demand, M
Locorotondo, S
Henson, K
Claes, M
Paraschiv, V
Shamiryan, D
Jaenen, P
Boullart, W
Degendt, S
Biesemans, S
Vanhaelemeersch, S
Vertommen, J
Coenegrachts, B
MICROELECTRONICS RELIABILITY, 2005, 45 (5-6) : 1007 - 1011
[36] Carrier scattering in high-k/metal gate stacks
Zeng, Zaiping
Triozon, Francois
Niquet, Yann-Michel
JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)
[37] Fabrication and Characterization of High-k Dielectrics Based Gate Stacks/MOS Capacitors for Advanced CMOS Devices
Vaid, R.
Gupta, R.
2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 75 - 78
[38] Work Function Control on High K Metal Gate Stacks
Robertson, John
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7, 2009, 25 (06): : 33 - 48
[39] Metal gate and high-k integration for advanced CMOS devices (invited paper)
Guillaumot, B
Garros, X
Lime, F
Oshima, K
Tavel, B
Chroboczek, JA
Masson, P
Truche, R
Papon, AM
Martin, F
Damlencourt, JF
Maitrejean, S
Rivoire, M
Leroux, C
Cristoloveanu, S
Ghibaudo, G
Autran, J
Skotnicki, T
Deleonibus, S
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 56 - 60
[40] Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
Li, Zhen
Niu, Guofu
Liang, Qingqing
Imura, Kimihiko
ELECTRONICS, 2015, 4 (03): : 614 - 622

← 1 2 3 4 5 →