Multiple catastrophic fault diagnosis of linear circuits considering the component tolerances

被引：7
|
作者：
Tadeusiewicz, Michal [1 ]
Halgas, Stanislaw [1 ]
机构：
[1] Tech Univ Lodz, Fac Elect Elect Comp & Control Engn, PL-90924 Lodz, Poland
来源：
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年
关键词：
analogue circuits; fault diagnosis; multiple catastrophic faults; NEURAL-NETWORKS; ALGORITHM;
D O I：
10.1109/ECCTD.2009.5275066
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper deals with the diagnosis of multiple catastrophic faults, being either cuts of some connecting paths or short-circuits of some points, in analogue linear circuits using AC analysis. A method enabling us to detect and identify the faults, taking into account deviations of the circuit parameters within their tolerance ranges, is developed. The method exploits an appropriate fault dictionary, constructed using an efficient approach proposed in this paper. The fault dictionary is used only for preliminary identification of the faults, because it is based on the analysis of the circuit with nominal parameters. The crucial point of the method is a verification procedure, developed in this paper, based on the linear programming approach. It leads to the results considering the component variations within their tolerance ranges. A numerical example illustrates the proposed method and shows its efficiency.
引用
收藏
页码：647 / 650
页数：4
相关论文
共 50 条
  • [11] Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits
    Tadeusiewicz, Michal
    Kuczynski, Andrzej
    Halgas, Stanislaw
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (02) : 353 - 375
  • [12] Catastrophic Fault Diagnosis of a Certain Class of Nonlinear Analog Circuits
    Michał Tadeusiewicz
    Andrzej Kuczyński
    Stanisław Hałgas
    [J]. Circuits, Systems, and Signal Processing, 2015, 34 : 353 - 375
  • [13] Fault diagnosis of analog circuits with tolerances using artificial neural networks
    Deng, Y
    He, YG
    Sun, YC
    [J]. 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 292 - 295
  • [14] On the application of artificial neural networks to fault diagnosis in analog circuits with tolerances
    Deng, Y
    He, YG
    [J]. 2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 1639 - 1642
  • [15] Multiple fault diagnosis in analogue circuits
    Tadeusiewicz, M
    Halgas, S
    [J]. Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 3, 2005, : 205 - 208
  • [16] A method for fault diagnosis in linear electronic circuits
    Tadeusiewicz, M
    Korzybski, M
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2000, 28 (03) : 245 - 262
  • [17] Polynomial fault diagnosis of linear analog circuits
    Garczarczyk, Zygmunt A.
    [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 842 - 845
  • [18] Fault diagnosis of analog circuits with tolerances by using RBF and BP neural networks
    Mohammadi, K
    Monfared, ARM
    Nejad, AM
    [J]. 2002 STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT, PROCEEDINGS: GLOBALIZING RESEARCH AND DEVELOPMENT IN ELECTRICAL AND ELECTRONICS ENGINEERING, 2002, : 317 - 321
  • [19] MULTIPLE FAULT SIMULATION IN LINEAR ACTIVE CIRCUITS
    TEMES, GC
    [J]. ELECTRONICS LETTERS, 1976, 12 (18) : 467 - 468
  • [20] Fault Diagnosis for Open Component Capacitor in Track Circuits
    Qin, Liguo
    He, Xiao
    Li, Juan
    Zhou, Donghua
    [J]. 2013 25TH CHINESE CONTROL AND DECISION CONFERENCE (CCDC), 2013, : 4869 - 4873
12345