Design and Implementation of JPEG2000 Arithmetic Decoder based on Handel-C

被引：0
|
作者：
Zhu, Tingsong [1 ]
Zhou, Jianyang [1 ]
Liu, Shunkui [1 ]
机构：
[1] Xiamen Univ, Dept Elect Engn, Xiamen, Peoples R China
来源：
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION | 2009年
关键词：
JPEG2000; arithmetic decoding; Handel-C;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The adaptive arithmetic codec is one of the key algorithms of JPEG2000 standard. Its complexity of implementation is relatively high. In this paper Handel-C language is used as hardware description language to design the arithmetic decoder of JPEG2000. The design is debugged and synthesized under the Celoxica Design Kit. The experimental results show that we can implement arithmetic decoder to FPGA or ASIC faster with higher performance compared with traditional HDL design methodologies. Handel-C language is a good choice for complex algorithms to VLSI implementation.
引用
收藏
页码：505 / 508
页数：4
相关论文
共 50 条
  • [1] FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
    David J. Lucking
    Eric J. Balster
    Kerry L. Hill
    Frank A. Scarpino
    [J]. Journal of Real-Time Image Processing, 2013, 8 : 411 - 419
  • [2] FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
    Lucking, David J.
    Balster, Eric J.
    Hill, Kerry L.
    Scarpino, Frank A.
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (04) : 411 - 419
  • [3] Implementation of JPEG2000 arithmetic decoder on a dynamically reconfigurable ATMEL FPGA
    Bouchoux, S
    Bourennane, EB
    Miteran, J
    Paindavoine, M
    [J]. VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 237 - 238
  • [4] Implementation of JPEG2000 arithmetic decoder using dynamic reconfiguration of FPGA
    Bouchoux, S
    Bourennane, EB
    Paindavoine, M
    [J]. ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2841 - 2844
  • [5] Reduced latency arithmetic decoder for JPEG2000 block decoding
    Dyer, M
    Nooshabadi, S
    Taubman, D
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2076 - 2079
  • [6] An efficient hardware implementation of MQ decoder of the JPEG2000
    Horrigue, Layla
    Saidani, Taoufik
    Ghodhbani, Refka
    Dubois, Julien
    Miteran, Johel
    Atri, Mohamed
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (07) : 659 - 668
  • [7] Handel-c design enhancement for FPGA-based DV decoder
    Cichon, Slawomir
    Gorgon, Marek
    Pac, Miroslaw
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 128 - 133
  • [8] A Novel Decoder Architecture for Error Resilient JPEG2000 Applications Based on MQ Arithmetic
    Zezza, S.
    Masera, G.
    Nooshabadi, S.
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 902 - 905
  • [9] Architecture design and VLSI implementation for JPEG2000
    Tsai, TH
    Pan, YN
    Tsai, LT
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 606 - 609
  • [10] Optimization of Arithmetic Coding for JPEG2000
    Rhu, Minsoo
    Park, In-Cheol
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (03) : 446 - 451
12345