Interfacial adhesion study for low-k interconnects in flip-chip packages

被引:8
|
作者
Miller, MR [1 ]
Ho, PS [1 ]
机构
[1] Univ Texas, Lab Interconnect & Packaging, Austin, TX 78712 USA
关键词
D O I
10.1109/ECTC.2000.853306
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the results of a two-part study to determine the fracture toughness of relevant interfaces within Cu/Low-k interconnect structures and relate those data to the actual driving force for interfacial crack propagation within a flip-chip structure. In the first part, critical and time-dependent subcritical adhesion data were obtained for BCB/Si3N4, BCB/Ta and BCB/TaN interfaces. In the second part, phase-shifting moire interferometry was used to measure the deformation state and crack driving force for a flip-chip structure containing a small Interfacial delamination. Finite element analysis was used to verify the moire data and then extend the study to examine the effect of low-k on the deformation state, mode-mixity and crack driving force. The results of both parts were combined to assess the severity of an existing interfacial delamination with regard to loss of package integrity. Results show that the crack driving force exceeds the critical fracture toughness of Ta/BCB and TaN/BCB interfaces and is sufficient to cause subcritical crack growth along Si3N4/BCB interfaces.
引用
收藏
页码:1089 / 1094
页数:6
相关论文
共 50 条
  • [1] Interfacial adhesion study for Copper/SiLK interconnects in flip-chip packages
    Miller, MR
    Ho, PS
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 965 - 970
  • [2] Simulation and reliability study of Cu/Low-k devices in flip-chip packages
    Zhao, JH
    Wilkerson, B
    Uehling, T
    [J]. STRESS-INDUCED PHENOMENA IN METALLIZATION, 2004, 741 : 52 - 61
  • [3] Analysis of flip-chip packaging challenges on copper low-k interconnects
    Mercada, LL
    Goldberg, C
    Kuo, SM
    Lee, TYT
    Pozder, S
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1784 - 1790
  • [4] Analysis of flip-chip packaging challenges on copper/low-k interconnects
    Mercado, LL
    Goldberg, C
    Kuo, SM
    Lee, TY
    Pozder, SK
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 111 - 118
  • [5] Dielectric integrity test for flip-chip devices with Cu/low-k interconnects
    Odegard, C
    Chiu, TC
    Hartfield, C
    Sundararaman, V
    [J]. 55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1163 - 1171
  • [6] Reliability of Cu Pillar Bumps for Flip-Chip Packages with Ultra Low-k Dielectrics
    Wang, Yiwei
    Lu, Kuan H.
    Im, Jay
    Ho, Paul S.
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1404 - 1410
  • [7] Molded underfill technology for low-K flip chip packages
    Tseng, Wen-Tsung
    Tsai, Ho-Yi
    Chiu, Steve
    Hsiao, C. S.
    [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 335 - 337
  • [8] Investigation of mechanical reliability of Cu/low-k multi-layer interconnects in flip chip packages
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Im, Sehyuk
    Ho, Paul S.
    Nakamura, Tomoji
    [J]. EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 673 - +
  • [9] Impact of flip-chip packaging on copper/low-k structures
    Mercado, LL
    Kuo, SM
    Goldberg, C
    Frear, D
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (04): : 433 - 440
  • [10] Improved underfills for copper/low-k flip chip laminate packages
    Zhang, Jack
    Liu, Puwei
    Ji, Qing
    Shi, Gary
    Todd, Michael
    [J]. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2006, 231