Address bus encoding techniques for system-level power optimization

被引：68

作者：

Benini, L ^{[1
]}

De Micheli, G ^{[1
]}

Macii, E ^{[1
]}

Sciuto, D ^{[1
]}

Silvano, C ^{[1
]}

机构：

[1] Politecn Milan, Dipartimento Elettr & Informaz, I-20133 Milan, Italy

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/DATE.1998.655959

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I/O interfaces can provide significant savings on the overall power budget. This paper presents innovative encoding techniques suitable for minimizing the switching activity of system-level address buses. In particular, the schemes illustrated here target the reduction of the average number of bus line transitions per clock cycle. Experimental results, conducted on address streams generated by a real microprocessor, have demonstrated the effectiveness of the proposed methods.

引用

页码：861 / 866

页数：6

共 50 条

[1] System-level power optimization: Techniques and tools
Benini, Luca
De Micheli, Giovanni
[J]. Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 1999, : 288 - 293
[2] System-level power optimization: Techniques and tools
Benini, L
De Micheli, G
[J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (02) : 115 - 192
[3] Power optimization of system-level address buses based on software profiling
Fornaciari, W.
Polentarutti, M.
Sciuto, D.
Silvano, C.
[J]. Hardware/Software Codesign - Proceedings of the International Workshop, 2000, : 29 - 33
[4] ALBORZ: Address level bus power optimization
Aghaghiri, Y
Fallah, F
Pedram, M
[J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 470 - 475
[5] System-level power optimization
Nebel, W
[J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 27 - 34
[6] A new optimization method for CTMDP system-level power management techniques
Madani, NM
Masoumi, N
[J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 215 - 218
[7] System-level power estimation and optimization
Benini, L
Hodgson, R
Siegel, P
[J]. 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 173 - 178
[8] Power optimization of core-based systems by address bus encoding
Benini, L
De Micheli, G
Macii, E
Poncino, M
Quer, S
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 554 - 562
[9] System-level design techniques for throughput and power optimization of multiprocessor SoC architectures
Srinivasan, K
Telkar, N
Ramamurthi, V
Chatha, KS
[J]. VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 39 - 45
[10] Irredundant address bus encoding techniques based on adaptive codebooks for low power
Komatsu, S
Fujita, M
[J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 9 - 14

← 1 2 3 4 5 →