Address bus encoding techniques for system-level power optimization

被引：68

作者：

Benini, L ^{[1
]}

De Micheli, G ^{[1
]}

Macii, E ^{[1
]}

Sciuto, D ^{[1
]}

Silvano, C ^{[1
]}

机构：

[1] Politecn Milan, Dipartimento Elettr & Informaz, I-20133 Milan, Italy

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/DATE.1998.655959

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I/O interfaces can provide significant savings on the overall power budget. This paper presents innovative encoding techniques suitable for minimizing the switching activity of system-level address buses. In particular, the schemes illustrated here target the reduction of the average number of bus line transitions per clock cycle. Experimental results, conducted on address streams generated by a real microprocessor, have demonstrated the effectiveness of the proposed methods.

引用

页码：861 / 866

页数：6

共 50 条

[31] A class of irredundant encoding techniques for reducing bus power
Aghaghiri, Y
Fallah, F
Pedram, M
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (05) : 445 - 457
[32] System-level power optimization of special purpose applications: The Beach Solution
Benini, L
DeMicheli, G
Macii, E
Poncino, M
Quer, S
[J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 24 - 29
[33] Mobile Terminals System-level Memory Exploration for Power and Performance Optimization
Ben Ameur, Amal
Auguin, Michel
Verdier, Francois
Frascolla, Valerio
[J]. 2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 23 - 28
[34] Low power techniques for address encoding and memory allocation
Cheng, WC
Pedram, M
[J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 245 - 250
[35] Address bus encoding of low power dissipation based on adaptive reordering
School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
[J]. Hsi An Chiao Tung Ta Hsueh, 2006, 4 (394-397):
[36] System-Level Solar Module Optimization
Rivera, Monica
Roach, Grahm C.
Mitchell, Joseph N.
Boehme, Jeffrey L.
[J]. ENERGY HARVESTING AND STORAGE: MATERIALS, DEVICES, AND APPLICATIONS IV, 2013, 8728
[37] Analysis and Optimization of the System-level Simulator
Liu Fang
Zhang Shengbing
Liu Yang
Zhang Meng
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION (ICIA), 2014, : 1020 - 1024
[38] System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit
Kim, Younghyun
Park, Sangyoung
Cho, Youngjin
Chang, Naehyuck
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (11) : 1585 - 1598
[39] System-level design optimization of reliable and low power multiprocessor system-on-chip
Shafik, Rishad A.
Al-Hashimi, Bashir M.
Reeve, Jeff S.
[J]. MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1735 - 1748
[40] System-level dynamic power management
Benini, L
Bogliolo, A
De Micheli, G
[J]. IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 23 - 31

← 1 2 3 4 5 →