TAC: Testing Time Reduction for Digitally-Calibrated Designs

被引:0
|
作者
Chang, Hsiu-Ming [1 ]
Cheng, Kwang-Ting [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digitally-calibrated analog, mixed-signal and radio-frequency (AMS/RF) circuits, it is desirable to stop the calibration process as soon as it reaches convergence. Such a strategy can avoid wasting unnecessary calibration time and ensure high calibration quality during production testing. However, due to the lack of systematic methods for convergence detection, existing digitally-calibrated designs simply allot a fixed and sufficiently long period of time for calibration. In this paper, we propose a method to reduce testing time by terminating calibration at convergence for circuits that employ the least-mean-square (LMS) algorithm for built-in calibration. We observe the fluctuation range of the tap coefficients in the digital calibration unit to determine whether the convergence criteria are met and subsequently terminate the calibration process. We conduct two case studies - a digitally-calibrated pipelined ADC and a digitally-calibrated image-reject receiver - to demonstrate the generality and effectiveness of our proposed method. In comparison with the existing termination policy, our proposed method, on average, can reduce the calibration time by 70%.
引用
收藏
页码:46 / 51
页数:6
相关论文
共 50 条
  • [1] Calibration and Testing Time Reduction Techniques for a Digitally-Calibrated Pipelined ADC
    Chang, Hsiu-Ming
    Chen, Chin-Hsuan
    Lin, Kuan-Yu
    Cheng, Kwang-Ting
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 291 - +
  • [2] Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study
    Chang, Hsiu-Ming
    Lin, Kuan-Yu
    Cheng, Kwang-Ting
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (01): : 59 - 71
  • [3] Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study
    Hsiu-Ming Sherman Chang
    Kuan-Yu Lin
    Kwang-Ting Tim Cheng
    Journal of Electronic Testing, 2010, 26 : 59 - 71
  • [4] Signature-Based Testing for Adaptive Digitally-Calibrated Pipelined Analog-to-Digital Converters
    Abbas, Mohamed
    Furukawa, Yasuo
    Komatsu, Satoshi
    Asada, Kunihiro
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 597 - +
  • [5] Tester-Assisted Calibration and Screening for Digitally-Calibrated ADCs
    Chang, Hsiu-Ming
    Lin, Kuan-Yu
    Cheng, Kwang-Ting
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (12) : 2838 - 2848
  • [6] A linear-approximation technique for digitally-calibrated pipelined A/D converters
    Shen, DL
    Lee, TC
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1382 - 1385
  • [7] A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression
    Kao, Shih-Yuan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 592 - 602
  • [8] A Digitally-Calibrated 10GS/s Reconfigurable Flash ADC in 65-nm CMOS
    Yousry, Ramy
    Park, Henry
    Chen, E-Hung
    Yang, Chih-Kong Ken
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2444 - 2447
  • [9] A 950μW 5.5-GHz Low Voltage PLL with Digitally-Calibrated ILFD and Linearized Varactor
    Ikeda, Sho
    Kamimura, Tatsuya
    Lee, Sangyeop
    Ito, Hiroyuki
    Ishihara, Noboru
    Masu, Kazuya
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 23 - 24
  • [10] A 10-Bit 200-MS/s Digitally-Calibrated Pipelined ADC Using Switching Opamps
    Fang, Bing-Nan
    Wu, Jieh-Tsorng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1042 - 1045