Yield enhancement challenges for 90nm and beyond

被引：23
|
作者：
Goel, H [1 ]
Dance, D [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75243 USA
来源：
ASCMC 2003: IEEE/SEMI (R) ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, PROCEEDINGS | 2003年
关键词：
yield; yield enhancement; defects; random defects; systematic defects; ITRS;
D O I：
10.1109/ASMC.2003.1194504
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper highlights that some processing issues, which typically are systematic in nature, could cause random effects due to marginality issues. High aspect ratio structures, such as contacts and via challenges are exacerbated due to high density, increased critical area, and detection limitations. Process complexity, defect free mask production, and wafer handling issues also add to the challenge of ramping yields quickly.
引用
收藏
页码：262 / 265
页数：4
相关论文
共 50 条
  • [1] Yield enhancement methodologies for 90nm technology and beyond - art. no. 615208
    Allgair, John
    Carey, Todd
    Dougan, James
    Etnyre, Tony
    Langdon, Nate
    Murray, Brooke
    [J]. Metrology, Inspection, and Process Control for Microlithography XX, Pts 1 and 2, 2006, 6152 : 15208 - 15208
  • [2] Circuit and platform design challenges in technologies beyond 90nm
    Grundmann, B
    Galivanche, R
    Kundu, S
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 44 - 47
  • [3] High Volume Scan FA for Yield Enhancement at the 90nm Node
    Ross, Ryan
    Garteiz, Gil
    [J]. ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 330 - 331
  • [4] 90nm and beyond: Why go it alone?
    Meyer, K
    [J]. SOLID STATE TECHNOLOGY, 2003, 46 (10) : 112 - +
  • [5] USJ formation: Annealing beyond 90nm
    Timans, PJ
    Lerch, W
    Paul, S
    Niess, J
    Huelsmann, T
    Schmid, P
    [J]. SOLID STATE TECHNOLOGY, 2004, 47 (05) : 35 - +
  • [6] Product reliability in 90nm CMOS and beyond
    Turner, AA
    [J]. 2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 163 - 167
  • [7] Challenges for ultra-shallow junction formation technologies beyond the 90nm node
    Timans, PJ
    Lerch, W
    Niess, J
    Paul, S
    Acharya, N
    Nenyei, Z
    [J]. 11TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS, 2003, : 17 - 33
  • [8] Test and DFM: Managing yield at 90nm and below
    [J]. 23rd IEEE VLSI Test Symposium, Proceedings, 2005, : 449 - 449
  • [9] Methods and Challenges to extend existing dry 193nm medium NA lithography beyond 90nm
    Schneider, Jens
    Greiner, Andreas
    Lim, ChinTeong
    Temchenko, Vlad
    Braun, Felix
    Kaiser, Dieter
    Hauck, Tarja
    Meusel, Ingo
    Burmeister, Dietrich
    Loehr, Stephan
    Volkland, Susanne
    Bauch, Astrid
    Kirbach, Hendrik
    Sarlette, Daniel
    Thiede, Katrin
    [J]. OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
  • [10] Post implant strip optimization for 90nm and beyond technologies
    Fuller, Nicholas C. M.
    Santiago, Anthony
    Mello, Kevin
    Yu, Chienfan
    Molis, Steve
    [J]. 2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 289 - +
12345