Yield enhancement challenges for 90nm and beyond

被引:23
|
作者
Goel, H [1 ]
Dance, D [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
yield; yield enhancement; defects; random defects; systematic defects; ITRS;
D O I
10.1109/ASMC.2003.1194504
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper highlights that some processing issues, which typically are systematic in nature, could cause random effects due to marginality issues. High aspect ratio structures, such as contacts and via challenges are exacerbated due to high density, increased critical area, and detection limitations. Process complexity, defect free mask production, and wafer handling issues also add to the challenge of ramping yields quickly.
引用
收藏
页码:262 / 265
页数:4
相关论文
共 50 条
  • [21] Methodology and design challenges for low power implementation at sub 90nm
    Sarker, Bodhisatya
    Sreekumar, Vineet
    [J]. PROCEEDINGS IEEE SOUTHEASTCON 2007, VOLS 1 AND 2, 2007, : 787 - 794
  • [23] Measurement results of within-die variations on a 90nm LUT array for speed and yield enhancement of reconfigurable devices
    Katsuki, Kazuya
    Kotani, Manabu
    Kobayashi, Kazutoshi
    Onodera, Hidetoshi
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 110 - +
  • [24] Cosmic-ray immune latch circuit for 90nm technology and beyond
    Arima, Y
    Yamashita, T
    Komatsu, Y
    Fujimoto, T
    Ishibashi, K
    [J]. 2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 492 - 493
  • [25] Application of 3D scatterometry to contacts and vias at 90nm and beyond
    Huang, J
    Barry, K
    Ke, CM
    Lin, B
    Li, A
    [J]. Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 1266 - 1270
  • [26] Experimental Study and Analysis of Soft Errors in 90nm Xilinx FPGA and Beyond
    Lesea, A.
    Castellani-Coulie, K.
    [J]. RADECS 2007: PROCEEDINGS OF THE 9TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2007, : 641 - +
  • [27] Design and Challenges of Passive UHF RFID Tag in 90nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Ho, Marco
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    [J]. EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 69 - 72
  • [28] 90nm技术步入生产
    进程
    [J]. 中国集成电路, 2002, (12) : 65 - 66
  • [29] Integration solutions for 90nm BEOL
    Herrick, M
    Leung, P
    Wilson, B
    Nallapati, G
    Guvenilir, A
    Nagy, A
    Carter, R
    Smith, D
    Legg, J
    Rose, D
    Sheth, B
    Terpolilli, L
    Cain, J
    Demircan, E
    Junker, K
    Martinez, H
    Cochran, D
    Bolton, S
    Filipiak, S
    Justison, P
    Gall, M
    Kawasaki, H
    Sheth, V
    Huang, F
    Melnick, B
    [J]. ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 89 - 95
  • [30] Meeting manufacturing metrology challenges at 90 nm and beyond
    Bunday, Benjamin
    Godwin, Milton
    Lipscomb, Pete
    Patel, Dilip
    Bishop, Michael
    Allgair, John
    Diebold, Alain C.
    [J]. MICRO, 2005, 23 (07): : 31 - 41