An Efficient BCH Decoder for WBAN Applications

被引:2
|
作者
Lee, Huang-Chang [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Taoyuan 33302, Taiwan
关键词
Decoding; Wireless communication; Body area networks; Standards; Reliability; Complexity theory; Buffer storage; BCH code; wireless body area network (WBAN); cyclic code; Chase-2; decoder;
D O I
10.1109/LCOMM.2021.3066246
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this work, a Bose-Chaudhuri-Hocquenghem (BCH) code decoder based on the Meggitt algorithm is implemented for wireless body area network (WBAN) applications. Compared to other implementations based on the popular Peterson algorithm, the proposed decoder has the extra capability of checking the syndrome for the decoding result, and is able to detect 20 times more failed decoding results without introducing additional complexity. When the proposed decoder is used as the hard-decision decoder (HDD) core of a Chase-2 decoder, the bit-error rate (BER) performance can be improved by about 0.3 dB because of the reduction in undetectable errors. Based on a comparison of the indices for corrected bits and those of the flipping bits, a test pattern reduction technique is proposed for the Chase-2 decoder that does not sacrifice the error-rate performance. The synthesis results show that the hardware complexity for the HDD core can be reduced by more than 50% using a 90 nm standard cell technology.
引用
收藏
页码:1766 / 1770
页数:5
相关论文
共 50 条
  • [31] AN ADVANCED LOW COMPLEXITY DOUBLE ERROR CORRECTION OF AN BCH DECODER
    Prashanthi, M.
    Paradhasaradhi, Damarla
    Vivek, N.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [32] A concurrent memory-efficient VLC decoder for MPEG applications
    Hsieh, CT
    Kim, SP
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (03) : 439 - 446
  • [33] A concurrent memory-efficient VLC decoder for MPEG applications
    Hsieh, CT
    Kim, SP
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 108 - 109
  • [34] Energy-efficient cluster-based security mechanism for intra-WBAN and inter-WBAN communications for healthcare applications
    Ali, Aftab
    Khan, Farrukh Aslam
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2013,
  • [35] Efficient error detection in Double Error Correction BCH codes for memory applications
    Reviriego, P.
    Argyrides, C.
    Maestro, J. A.
    MICROELECTRONICS RELIABILITY, 2012, 52 (07) : 1528 - 1530
  • [36] An Area-Efficient BCH Codec with Echelon Scheduling for NAND Flash Applications
    Yang, Chi-Heng
    Chen, Yi-Hsun
    Chang, Hsie-Chia
    2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2013, : 4332 - +
  • [37] Energy-efficient cluster-based security mechanism for intra-WBAN and inter-WBAN communications for healthcare applications
    Aftab Ali
    Farrukh Aslam Khan
    EURASIP Journal on Wireless Communications and Networking, 2013
  • [38] Energy efficient two-stage capacity allocation scheme for WBAN healthcare applications
    Nasreen, M. Ayeesha
    Ravindran, Selvi
    AD HOC NETWORKS, 2023, 140
  • [39] Low-Latency BCH-CRC Decoder for 3D CT NAND Flash Memory Applications
    Hu, Hongyang
    Liu, Haiyang
    Xi, Kai
    Zhang, Kun
    Zhang, Junyu
    Liu, Jing
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 43 - 44
  • [40] High-Speed LFSR Decoder Architectures for BCH and GII Codes
    Wu Y.
    IEEE Journal on Selected Areas in Information Theory, 2023, 4 : 331 - 350