A concurrent memory-efficient VLC decoder for MPEG applications

被引：18
|
作者：
Hsieh, CT
Kim, SP
机构：
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1996年 / 42卷 / 03期
关键词：
D O I：
10.1109/30.536141
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high performance variable-length coding (VLC) decoder for MPEG applications is proposed. It has higher throughput and requires small memory size by concurrent decoding and maximum likely bit pattern matching. MPEG-2 experimental video data are used to simulate the performance. The throughput can reach up to 45% improvement over standard techniques and the memory size is only 256 words.
引用
收藏
页码：439 / 446
页数：8
相关论文
共 50 条
  • [1] A concurrent memory-efficient VLC decoder for MPEG applications
    Hsieh, CT
    Kim, SP
    [J]. ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 108 - 109
  • [2] A memory-efficient VLC decoder architecture for MPEG-2 application
    Min, KY
    Chong, JW
    [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 43 - 49
  • [3] A memory-efficient progressive JPEG decoder
    Lee, Kun-Bin
    Ju, Chi-Cheng
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 8 - +
  • [4] Memory-efficient accelerating schedule for LDPC decoder
    Shimizu, Kazunori
    Togawa, Nozonm
    Ikenaga, Takeshi
    Goto, Satoshi
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1317 - +
  • [5] The moderate-throughput and memory-efficient LDPC decoder
    Xiong Lei
    Tan Zhenhui
    Yao Dongping
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 2359 - +
  • [6] The systematic approach for concurrent VLC decoder
    Hsieh, CT
    [J]. INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 148 - 149
  • [7] The systematic approach for concurrent VLC decoder
    Hsieh, CTT
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 918 - 924
  • [8] Memory-efficient turbo-decoder architectures for LDPC codes
    Mansour, MM
    Shanbhag, NR
    [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 159 - 164
  • [9] A memory-efficient block-wise MAP decoder architecture
    Kim, S
    Hwang, SY
    Kang, MJ
    [J]. ETRI JOURNAL, 2004, 26 (06) : 615 - 621
  • [10] Design of low-power memory-efficient viterbi decoder
    Chen, Lupin
    He, Jinjin
    Wang, Zhongfeng
    [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 132 - 135
12345