共 50 条
- [21] Exploring compromises among timing, power and temperature in three-dimensional integrated circuits [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 997 - +
- [22] Low-temperature oxide-bonded three-dimensional integrated circuits [J]. 2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 123 - 125
- [23] Temperature-aware Thread Assignment of Many-core Processor [J]. PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 332 - 336
- [24] A thermal model for top layer of three-dimensional integrated circuits with through silicon via [J]. Wang, F. (cicy4@hotmail.com), 1600, Editorial Board of Chinese Journal of Computational (29):
- [26] A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (04): : 660 - 667
- [27] Analyzing Security Vulnerabilities of Three-Dimensional Integrated Circuits [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 156 - 156
- [29] Security Threats and Countermeasures in Three-Dimensional Integrated Circuits [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 321 - 326
- [30] Three-dimensional Integrated Circuits: Design, EDA, and Architecture [J]. FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2011, 5 (1-2): : 1 - 151