Impact of crystalline phase of Ni-FUSI gate electrode on bias temperature instability and gate dielectric breakdown of HfSiON MOSFETs

被引:2
|
作者
Terai, Masayuki [1 ]
Onizawa, Takashi [1 ]
Kotsuji, Setsu [1 ]
Ikarashi, Nobuyuki [1 ]
Toda, Akio [1 ]
Fujieda, Shinji [1 ]
Watanabe, Hirohito [1 ]
机构
[1] NED Corp, Devices Rs Labs, Kanagawa 2291198, Japan
关键词
mechanical strain; metal/high-k gate stack; negative bias temperature instability (NBTI); phase-controlled Ni-full-silicide; (PC-Ni-FUSI); positive bias temperature instability (PBTI); time dependent dielectric breakdown (TDDB) reliability;
D O I
10.1109/TED.2006.890266
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the influences of gate metals (n(+)/P+ poly-Si, Ni silicide (NiSi), Ni3Si) on the time dependent dielectric breakdown (TDDB) reliability and negative/positive bias temperature instability (NBTI/PBTI) of phase-controlled Ni-full-silicide (Ni-FUSI)/HfSiON/SiO2 FETs. The TDDB reliability of NiSi-electrode n-FETs was comparable to that of n(+)-poly-Si-electrode n-FETs. However, further Ni enriching of the electrode to Ni3Si degraded the reliability. A degradation of the base SiO2 layer seems to have been responsible for this. A higher compressive strain was observed for the Ni3Si sample, which may have caused the degradation of the bottom SiO2. In contrast, the TDDB reliability of p-FETs improved much by using Ni3Si. We attribute this improvement to the lower cathode energy and/or the absence of boron in the gate electrode. The PBTI of the n-FETs was negligible and was not degraded by Ni enrichment of the gate electrode and additional annealing, suggesting that HfSiON was stable against the Ni-FUSI process. The threshold voltage (V-T) shift in NBTI of p-FETs did not depend much on the gate materials. The major component of the V-T shift in NBTI, however, was changed by Ni enriching from the generation of interface traps to the trapping of holes by the HfSiON bulk.
引用
收藏
页码:483 / 491
页数:9
相关论文
共 50 条
  • [31] Modeling Effect of Negative Bias Temperature Instability on Potential Distribution and Degradation of Double-gate MOSFETs
    Ghobadi, Nayereh
    Afzali-Kusha, Ali
    Asl-Soleimani, Ebrahim
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 313 - 316
  • [32] Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor
    Han, Jin-Woo
    Moon, Dong-Il
    Oh, Jae Sub
    Choi, Yang-Kyu
    Meyyappan, M.
    APPLIED PHYSICS LETTERS, 2014, 104 (25)
  • [33] The impact of nitrogen engineering in silicon oxynitride gate dielectric on negative-bias temperature instability of p-MOSFETs:: A study by ultrafast on-the-fly IDLIN technique
    Maheta, Vrajesh D.
    Olsen, Christopher
    Ahmed, Khaled
    Mahapatra, Souvik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1630 - 1638
  • [34] Highly reliable HfSiONCMOSFET with phase controlled NiSi (NFET) and Ni3Si (PFET) FUSI gate electrode
    Terai, M
    Takahashi, K
    Manabe, K
    Hase, T
    Ogura, T
    Saitoh, M
    Iwamoto, T
    Tatsumi, T
    Watanabe, H
    2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 68 - 69
  • [35] Fast Vth instability in HfO2 gate dielectric MOSFETs and its impact on digital circuits
    Shen, C.
    Yang, T.
    Li, M. -F.
    Samudra, G.
    Yeo, Y. -C.
    Zhu, C. X.
    Rustagi, S. C.
    Yu, M. B.
    Kwong, D. -L.
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 653 - +
  • [36] Fast Vth instability in HfO2 gate dielectric MOSFETs and its impact on digital circuits
    Shen, Chen
    Yang, Tian
    Li, Ming-Fu
    Wang, Xinpeng
    Foo, C. E.
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    Kwong, Dim-Lee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 3001 - 3011
  • [37] Effect of Nitridation of Hafnium Silicate Gate Dielectric on Positive Bias Temperature Instability in pMOS Devices
    Samanta, Piyas
    Huang, Heng-Sheng
    Chen, Shuang-Yuan
    Liu, Chuan-Hsi
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [38] Negative-Bias Temperature Instability in Gate-All-Around Silicon Nanowire MOSFETs: Characteristic Modeling and the Impact on Circuit Aging
    Liu, Changze
    Yu, Tao
    Wang, Runsheng
    Zhang, Liangliang
    Huang, Ru
    Kim, Dong-Won
    Park, Donggun
    Wang, Yangyuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3442 - 3450
  • [39] Impact of Charge Trapping Effect on Negative Bias Temperature Instability in P-MOSFETs with HfO2/SiON Gate Stack
    Chen, Shih-Chang
    Chien, Chao-Hsin
    Lou, Jen-Chung
    PROCEEDINGS OF THE 17TH INTERNATIONAL VACUUM CONGRESS/13TH INTERNATIONAL CONFERENCE ON SURFACE SCIENCE/INTERNATIONAL CONFERENCE ON NANOSCIENCE AND TECHNOLOGY, 2008, 100
  • [40] Exploring Negative Bias Temperature Instability in Tri-Gate MOSFETs Through Electrically Detected Magnetic Resonance
    Myers, Kenneth J.
    Lenahan, Patrick M.
    Bittel, Brad C.
    Meric, Inane
    2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 114 - 117