Effect of Nitridation of Hafnium Silicate Gate Dielectric on Positive Bias Temperature Instability in pMOS Devices

被引:0
|
作者
Samanta, Piyas [1 ]
Huang, Heng-Sheng [2 ]
Chen, Shuang-Yuan [2 ]
Liu, Chuan-Hsi [3 ]
机构
[1] Vidyasagar Coll Women, Dept Phys, 39 Sankar Ghosh Lane, Kolkata 700006, India
[2] Natl Taipei Univ Technol, Inst Mechatron Engn, Taipei 106, Taiwan
[3] Natl Taiwan Normal Univ, Dept Mechatron Technol, Taipei 106, Taiwan
关键词
PBTI lifetime; threshold voltage shift; pMOS; HFSION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A detailed investigation of the effect of nitridation of hafnium silicate on positive bias temperature instability (PBTI) in n(+)-polySi gate pMOS capacitor structures has been presented. Our analysis shows that nitridation improves the intrinsic oxide breakdown field, reduces the equivalent oxide thickness (EOT) and as-grown surface state density D-it by an order of magnitude. On the other hand, like NBTI degradation, nitridation significantly enhances PBTI degradation in pMOS devices causing reduction in PBTI lifetime at a given applied voltage V-G. However, both nitrided and non-nitrided gate stacks reaches 10 year lifetime at an applied gate bias of 1.2 V.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Effect of oxygen postdeposition annealing on bias temperature instability of hafnium silicate MOSFET
    Jo, Minseok
    Park, Hokyung
    Lee, Joon-Myoung
    Chang, Man
    Jung, Hyung-Suk
    Lee, Jong-Ho
    Hwang, Hyunsang
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (04) : 399 - 401
  • [2] Electron detrapping in thin hafnium silicate and nitrided hafnium silicate gate dielectric stacks
    Huang, Heng-Sheng
    Samanta, Piyas
    Tzeng, Tsung-Jian
    Chen, Shuang-Yuan
    Liu, Chuan-Hsi
    APPLIED PHYSICS LETTERS, 2012, 100 (02)
  • [3] Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics
    Crupi, F
    Pace, C
    Cocorullo, G
    Groeseneken, G
    Aoulaiche, M
    Houssa, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 130 - 133
  • [4] Negative bias temperature instability and relaxation in HfSiON gate stack field effect devices
    Devine, R. A. B.
    Hjalmarson, H. P.
    Alshareef, H. N.
    Quevedo-Lopez, M.
    APPLIED PHYSICS LETTERS, 2008, 92 (15)
  • [5] Anomalous negative bias temperature instability degradation induced by source/drain bias in nanoscale PMOS devices
    Yan, Baoguang
    Yang, Jingfeng
    Xia, Zhiliang
    Liu, Xiaoyan
    Du, Gang
    Han, Ruqi
    Kang, Jinfeng
    Liao, C. C.
    Gan, Zhenghao
    Liao, Miao
    Wang, J. P.
    Wong, Waisum
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (04) : 418 - 421
  • [6] Positive Gate Bias and Temperature-Induced Instability of α-InGaZnO Thin-Film Transistor With ZrLaO Gate Dielectric
    Huang, X. D.
    Song, J. Q.
    Lai, P. T.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1899 - 1903
  • [7] UV assisted low temperature nitridation and post deposition oxidation technique for hafnium oxide gate dielectric
    Son, S. Y.
    Jang, J. H.
    Kumar, P.
    Ramani, K.
    Craciun, V.
    Singh, R. K.
    APPLIED SURFACE SCIENCE, 2008, 254 (21) : 7087 - 7091
  • [8] The Effect of Gate Dielectric Thickness on PMOS Performance
    Ayub, B.
    Rusop, M.
    NANOSCIENCE AND NANOTECHNOLOGY, 2009, 1136 : 560 - 564
  • [9] Atomic layer deposition of hafnium silicate gate dielectric layers
    Delabie, Annelies
    Pourtois, Geoffrey
    Caymax, Matty
    De Gendt, Stefan
    Ragnarsson, Lars-Ake
    Heyns, Marc
    Fedorenko, Yanina
    Swerts, Johan
    Maes, Jan Willem
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2007, 25 (04): : 1302 - 1308
  • [10] Lateral profiling of gate dielectric damage by off-state stress and positive-bias temperature instability
    Lee, Geon-Beom
    Kim, Choong-Ki
    Bang, Tewook
    Yoo, Min-Soo
    Choi, Yang-Kyu
    MICROELECTRONICS RELIABILITY, 2021, 127