共 31 条
- [1] A Spectral Stochastic Collocation Method for capacitance extraction of interconnects with process variations [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1095 - +
- [3] Impact of modern process technologies on the electrical parameters of interconnects [J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 875 - +
- [4] Scaling Package Interconnects Below 20μm Pitch with Hybrid Bonding [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 314 - 322
- [6] Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations [J]. CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 309 - 312
- [7] A study of pattern density and process variations impact on the reliability performance of multi-level capacitance structure in Low-k copper interconnects [J]. 2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
- [8] Electromigration in Hybrid Bonding Interconnects for 3-D IC Impact of the diffusion barrier [J]. 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
- [9] Impact of process variations on multi-level signaling for on-chip interconnects [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 362 - 367