FPGA-based high area efficient time-to-digital IP design

被引：0

作者：

Lin, Min-Chuan ^{[1
]}

Tsai, Guo-Ruey ^{[1
]}

Liu, Chun-Yi ^{[1
]}

Chu, Shi-Shien ^{[1
]}

机构：

[1] Kun Shan Univ, Dept Elect Engn, Tainan, Taiwan

来源：

TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4 | 2006年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper proposes a novel design for a highly area efficient FPGA-based TDC (Time to Digital Converter) IP (Intelligent Property) with resolution less than 30ps. To avoid the unpredictable internal place and route (P&R) delay, a modified ring oscillator is presented By integrating the gates delay and P&R delay, a design by combining Schematic and VHDL codes, can generate a predictable and stable TDC module built in a Xilinx FPGA.

引用

页码：1075 / +

页数：2

共 50 条

[1] TwinPop: A Resource-Efficient and Highly Linear FPGA-Based Time-to-Digital Converter
Wang, Fei
Weng, Ziyi
Cai, Chao
Hu, Menglan
Xie, Qingguo
Luo, Jun
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73 : 1 - 9
[2] Study on Voltage Influence on FPGA-Based Time-to-Digital Converters
Xu, Xinchi
Wang, Yonggang
[J]. 2023 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, I2MTC, 2023,
[3] Recent Developments and Challenges in FPGA-Based Time-to-Digital Converters
Machado, Rui
Cabral, Jorge
Alves, Filipe Serra
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2019, 68 (11) : 4205 - 4221
[4] A Multi-Channel FPGA-Based Time-to-Digital Converter
Hsu, Ling-Yun
Huang, Jiun-Lang
[J]. PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,
[5] A Highly Linear and Flexible FPGA-Based Time-to-Digital Converter
Hua, Yuanyuan
Chitnis, Danial
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (12) : 13744 - 13753
[6] FPGA-based Time-to-Digital Converter for Time-of-Flight PET Detector
Hong, Key Jo
Kim, Ealgoo
Yeom, Jung Yeol
Olcott, Peter D.
Levin, Craig S.
[J]. 2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 2463 - 2465
[7] Design and Calibration Techniques for a Multichannel FPGA-Based Time-to-Digital Converter in an Object Positioning System
Choi, Kyu-Jin
Jee, Dong-Woo
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2021, 70
[8] Linearity improvement of UltraScale plus FPGA-based time-to-digital converter
Kim, Jaewon
Jung, Jin Ho
Choi, Yong
Jung, Jiwoong
Lee, Sangwon
[J]. NUCLEAR ENGINEERING AND TECHNOLOGY, 2023, 55 (02) : 484 - 492
[9] FPGA-Based Self-Calibrating Time-to-Digital Converter for Time-of-Flight Experiments
Junnarkar, Sachin S.
O'Connor, Paul
Vaska, Paul
Fontaine, Rejean
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) : 2374 - 2379
[10] Time-to-Digital Converter IP-Core for FPGA at State of the Art
Garzetti, Fabio
Corna, Nicola
Lusardi, Nicola
Geraci, Angelo
[J]. IEEE ACCESS, 2021, 9 : 85515 - 85528

← 1 2 3 4 5 →