High voltage devices in advanced CMOS technologies

被引：24

作者：

Bianchi, R. A. ^{[1
]}

Raynaud, C. ^{[1
]}

Blanchet, F. ^{[1
]}

Monsieur, F. ^{[1
]}

Noblanc, O. ^{[1
]}

机构：

[1] STMicroelectronics, F-38926 Crolles, France

来源：

PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2009年

关键词：

D O I：

10.1109/CICC.2009.5280839

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

CMOS technologies for mobile systems require integrated high voltage devices to address analog baseband and RF power applications. Technology and device architecture evolution, from 0.5 mu m BCD-like to advanced 45nm CMOS, on bulk and thin SOI substrates, are reviewed in this paper. Main challenges encountered when integrating these devices in advanced CMOS are explained. The influence of the gate oxide thickness on the relevant figures of merit and some considerations on performance-reliability trade-off are provided.

引用

页码：363 / 369

页数：7

共 50 条

[41] High voltage vs. high integration: a comparison between CMOS technologies for SPAD cameras
Arbat, A.
Comerma, A.
Trenado, J.
Gascon, D.
Vila, A.
Garrido, Ll.
Dieguez, A.
DETECTORS AND IMAGING DEVICES: INFRARED, FOCAL PLANE, SINGLE PHOTON, 2010, 7780
[42] Scaling Challenges for Advanced CMOS Devices
Jacob A.P.
Xie R.
Sung M.G.
Liebmann L.
Lee R.T.P.
Taylor B.
Jacob, Ajey P. (ajey.jacob@globalfoundries.com), 2017, World Scientific (26) : 1 - 2
[43] Cryogenic Measurement of CMOS Devices for Quantum Technologies
Perez-Bailon, Jorge
Tarancon, Miguel
Celma, Santiago
Sanchez-Azqueta, Carlos
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72
[44] MONOLITHIC INTEGRATION OF 5-V CMOS AND HIGH-VOLTAGE DEVICES
HUANG, Q
AMARATUNGA, GAJ
HUMPHREY, J
NARAYANAN, EMS
MILNE, WI
STARBUCK, CM
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (11) : 575 - 577
[45] High-voltage devices for 0.5-μm standard CMOS technology
Bassin, C
Ballan, H
Declercq, M
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (01) : 40 - 42
[46] High-Voltage Generation in CMOS Photovoltaic Devices by Localized Substrate Removal
Hung, Yung-Jr
Cai, Meng-Syuan
Su, Hsiu-Wei
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 754 - 757
[47] High Voltage CMOS control interface for astronomy - Grade charged coupled devices
Martin, E.
Varner, G.
Koga, A.
Ruckman, L.
Onaka, P.
Tonry, J.
Lee, A.
JOURNAL OF INSTRUMENTATION, 2008, 3 (08)
[48] Threshold voltage in Ultra Thin FDSOI CMOS : Advanced triple interface model and experimental devices
Mazellier, J. P.
Andrieu, F.
Faynot, O.
Brevard, L.
Buj, C.
Cristoloveanu, S.
Le Tiec, Y.
Deleonibus, S.
ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 31 - +
[49] Advanced SOI CMOS Transistor Technologies for High-Performance Microprocessor Applications
Horstmann, Manfred
Wei, Andy
Hoentschel, Jan
Feudel, Thomas
Scheiper, Thilo
Stephan, Rolf
Gerhadt, Martin
Kruegel, Stephan
Raab, Michael
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 149 - 152
[50] High-voltage low-power analog design in nanometer CMOS technologies
Bazaijani, Seyfi
Mathe, Lennart
Yuan, Dana
Hinrichs, Jeff
Miao, Guoqing
PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 149 - 154

← 1 2 3 4 5 →