Performance Analysis of Dielectric Engineered Negative Capacitance Tunnel FETs

被引：0
|
作者：
Harikumar, K. R. [1 ]
Das, Midhun P. [1 ]
Shikha, U. S. [1 ]
James, Rekha K. [1 ]
Pradeep, Anju [1 ]
机构：
[1] CUSAT, Sch Engn, Kochi, Kerala, India
来源：
2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA | 2022年
关键词：
Double Gate; Negative Capacitance; Dielectric Engineering; Tunnel Field Effect Transistor;
D O I：
10.1109/VLSISATA54927.2022.10046624
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
The ability to amplify the gate voltage exists in ferroelectric (FE) materials in the negative capacitance (NC) domain. A simulation-based study of NC TFETs which has Si doped HfO2 as the FE material is included in this paper. A comparative study between low-k, high-k and combination of high-k over low-k is presented here to analyze the performance metrics such as ON current, subthreshold swing (SS) and ON-OFF current ratio. The numerical simulation is performed by combining one-dimensional (1-D) Landau-Khalatnikov (LK) equation and two-dimensional (2-D) TCAD. Based on published earlier studies, this study examines the idea of NC in TFET.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET
    Lin, Hung-Han
    Hu, Vita Pi-Ho
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 241 - 246
  • [32] Performance Analysis of a Charge Plasma Junctionless Nanotube Tunnel FET Including the Negative Capacitance Effect
    Shreya, Shruti
    Kumar, Naveen
    Anand, Sunny
    Amin, Intekhab
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (04) : 2349 - 2357
  • [33] Design and Performance Analysis of a GAA Electrostatic Doped Negative Capacitance Vertical Nanowire Tunnel FET
    Bhardwaj, Anjana
    Kumar, Pradeep
    Raj, Balwinder
    Anand, Sunny
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (05) : 3103 - 3111
  • [34] Source pocket engineered underlap stacked-oxide cylindrical gate tunnel FETs with improved performance: design and analysis
    Singh, Prince Kumar
    Baral, Kamalaksha
    Kumar, Sanjay
    Chander, Sweta
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Jit, Satyabrata
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (03):
  • [35] Source pocket engineered underlap stacked-oxide cylindrical gate tunnel FETs with improved performance: design and analysis
    Prince Kumar Singh
    Kamalaksha Baral
    Sanjay Kumar
    Sweta Chander
    Manas Ranjan Tripathy
    Ashish Kumar Singh
    Satyabrata Jit
    Applied Physics A, 2020, 126
  • [36] Investigation of Negative Capacitance Gate-all-Around Tunnel FETs Combining Numerical Simulation and Analytical Modeling
    Jiang, Chunsheng
    Liang, Renrong
    Xu, Jun
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (01) : 58 - 67
  • [37] Negative Capacitance Gate-All-Around Tunnel FETs for Highly Sensitive Label-Free Biosensors
    Sakib, Fahimul Islam
    Hasan, Md Azizul
    Hossain, Mainul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 311 - 317
  • [38] RF Performance and Avalanche Breakdown Analysis of InN Tunnel FETs
    Ghosh, Krishnendu
    Singisetti, Uttam
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (10) : 3405 - 3410
  • [39] Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing
    Saeidi, A.
    Jazaeri, F.
    Stolichnov, I.
    Luong, G. V.
    Zhao, Q. T.
    Mantl, S.
    Ionescu, Adrian M.
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 7 - 8
  • [40] Negative capacitance split source tunnel FET as dielectric modulated highly sensitive biosensor
    Pathakamuri, Anil Kumar
    Pandey, Chandan Kumar
    Ghosh, Puja
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2024,
12345