Lead-Free Solder Material and Chip Thickness Impact on Board-Level Reliability for Low-K WLCSP

被引:8
|
作者
Chen, K. M. [1 ,2 ]
机构
[1] United Microelectr Corp, Hsinchu 300, Taiwan
[2] Natl United Univ Taiwan, Dept Mech Engn, Hsinchu 300, Taiwan
来源
关键词
Board-level reliability; drop test; low-K; temperature cycling test (TCT); wafer-level chip-scale packaging (WLCSP); AG CONTENT;
D O I
10.1109/TADVP.2009.2036153
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper evaluates the effect of the solder ball material and chip thickness on board-level reliability using low-K wafer-level chip-scale packaging (WLCSP). The composition of the three evaluated solder ball materials includes SnAg1.0Cu0.5, SnAg2.0Cu0.5, and SnAg2.6Cu0.6. The chip thickness is ranging from 200, 300, and 775 mu m. Initially, the high temperature storage and ten-time multiple reflow tests were used as the wafer-level reliability test items. The work uses both the low speed (500 mu m/s) and the high speed (200 mm/s and 1 m/s) solder ball shear test to compare the shear force, displacement, and fracture energy of the three solder compositions. The high speed shear test result shows the high silver content correlates to small displacement and the low fracture energy. Next, the finite element model was employed to compare the board level chip and solder ball stress for these three different chip thicknesses. The finite element method simulation results indicate the thinner chip implies the preferred thermal fatigue cycles. In addition, the drop test results show the chip thickness of 200 and 300 m improve the drop test performance (81 drops and 88 drops) by 20.9%-31.34% than that of chip thickness of 775 m. Moreover, the chip thickness of 200 and 300 m substantially enhance the thermal fatigue life (665 cycles and 655 cycles) by 81.44%-84.21% than that of chip thickness of 775 m using the SnAg1.0Cu0.5. Notably, the experimental results correlate well with the simulation trend. This work provides a design guideline for selecting the favorable solder materials and the chip thickness to obtain the satisfactory board-level reliability of the low-K WLCSP packaging.
引用
收藏
页码:340 / 347
页数:8
相关论文
共 50 条
  • [1] Impact of lead free solder materials on board level reliability for low-K WLCSP
    Chen, K. M.
    Ho, K. K.
    Jiang, D. S.
    [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 243 - +
  • [2] Board-level reliability of lead-free SnAgCu solder joint
    Wu, JS
    Yu, SP
    Peng, IH
    Wang, JL
    Chung, B
    [J]. PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2002, : 282 - 286
  • [3] A study of board level reliability test with bump structure of WLCSP lead-free solder joints
    Kao, Frank
    Tseng, Zhi Hao
    Ho, Chun Sheng
    Chen, Stan
    Lan, Chang-Yi
    Chien, Feng Lung
    [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 323 - +
  • [4] Experimental and numerical analysis of BGA lead-free solder joint reliability under board-level drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhao, Jun feng
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (01) : 79 - 85
  • [5] Reliability testing of WLCSP lead-free solder joints
    Huann-Wu Chiang
    Jun-Yuan Chen
    Ming-Chuan Chen
    Jeffrey C. B. Lee
    Gary Shiau
    [J]. Journal of Electronic Materials, 2006, 35 : 1032 - 1040
  • [6] Reliability testing of WLCSP lead-free solder joints
    Chiang, Huann-Wu
    Chen, Jun-Yuan
    Chen, Ming-Chuan
    Lee, Jeffrey C. B.
    Shiau, Gary
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2006, 35 (05) : 1032 - 1040
  • [7] Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability
    Kelly, Marion Branch
    Maity, Tapabrata
    Nazmus Sakib, A. R.
    Frear, D. R.
    Chawla, Nikhilesh
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (05) : 3251 - 3258
  • [8] Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability
    Marion Branch Kelly
    Tapabrata Maity
    A. R. Nazmus Sakib
    D. R. Frear
    Nikhilesh Chawla
    [J]. Journal of Electronic Materials, 2020, 49 : 3251 - 3258
  • [9] Reliability of Large Die Ultra Low-k Lead-Free Flip Chip Packages
    Yip, Laurene
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 877 - 881
  • [10] Effect of board-level reflow on adhesion between lead-free solder and underfill in flip-chip BGA packages
    Tang, Zhenming
    Park, Seungbae
    Lee, H. C. John
    Chung, Soonwan
    [J]. PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2007, VOL 5: ELECTRONICS AND PHOTONICS, 2008, : 9 - 14