Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability

被引:0
|
作者
Marion Branch Kelly
Tapabrata Maity
A. R. Nazmus Sakib
D. R. Frear
Nikhilesh Chawla
机构
[1] Arizona State University,Center for 4D Materials Science
[2] NXP Semiconductors,undefined
来源
关键词
Nano-indentation; lead-free solder; Cu; Sn; intermetallics; fatigue; crack growth;
D O I
暂无
中图分类号
学科分类号
摘要
Solder joints can experience fatigue cracking at the interface between the solder and substrate during thermal cycling due to the difference in thermal expansion between joined components. In order to strengthen the interfacial region and prevent cracking, two Cu pad surface treatments were studied on Sn-3Ag-0.5Cu solder, and on matte Sn plate and Ni plate coatings. The resulting intermetallic microstructures were characterized using scanning electron microscopy and energy-dispersive spectroscopy. Mechanical testing was performed using nano-indentation on the solder joints. The matte Sn plate on Cu sample formed an uneven distribution of Ag3Sn particles and a planar Cu6Sn5 interfacial intermetallic. The Ni-plated sample formed a needle-like Ni-rich interfacial intermetallic and uniform dispersion of Ag3Sn particles. The rough intermetallic compound (IMC)/solder interface and even IMC particle distribution cause the Ni-plated sample to experience reduced damage under board-level thermomechanical cycling because the interfacial structure reduces the Sn matrix recrystallization that contributes to fatigue cracking. In contrast, the matte Sn-plated sample exhibited an Ag3Sn particle-free zone adjacent to a planar Cu6Sn5 IMC layer which allows for rapid Sn recrystallization and fatigue crack propagation.
引用
收藏
页码:3251 / 3258
页数:7
相关论文
共 50 条
  • [1] Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability
    Kelly, Marion Branch
    Maity, Tapabrata
    Nazmus Sakib, A. R.
    Frear, D. R.
    Chawla, Nikhilesh
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (05) : 3251 - 3258
  • [2] Correction to: Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability
    Marion Branch Kelly
    Tapabrata Maity
    A. R. Nazmus Sakib
    D. R. Frear
    Nikhilesh Chawla
    [J]. Journal of Electronic Materials, 2020, 49 : 4466 - 4467
  • [3] Influence of Substrate Surface Finish Metallurgy on Lead-Free Solder Joint Microstructure with Implications for Board-Level Reliability (vol 49, pg 578, 2020)
    Kelly, Marion Branch
    Maity, Tapabrata
    Nazmus Sakib, A. R.
    Frear, D. R.
    Chawla, Nikhilesh
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (07) : 4466 - 4467
  • [4] Board-level reliability of lead-free SnAgCu solder joint
    Wu, JS
    Yu, SP
    Peng, IH
    Wang, JL
    Chung, B
    [J]. PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2002, : 282 - 286
  • [5] Pad Finish Related Board-Level Solder Joint Reliability Research
    Chen Zhengrong
    Zhou Jianwei
    Fu Xingming
    Jaisung, Lee
    [J]. 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1039 - 1042
  • [6] Experimental and numerical analysis of BGA lead-free solder joint reliability under board-level drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhao, Jun feng
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (01) : 79 - 85
  • [7] Lead-free solders and PCB finish effects on solder joint reliability
    Hunt, Christopher
    Dusek, Milos
    [J]. ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 169 - +
  • [8] Assessment of board level solder joint reliability for PBGA assemblies with lead-free solders
    Lee, SWR
    Lui, BHW
    Kong, YH
    Baylon, B
    Leung, T
    Umali, P
    Agtarap, H
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2002, 14 (03) : 46 - 50
  • [9] Lead-Free Solder Material and Chip Thickness Impact on Board-Level Reliability for Low-K WLCSP
    Chen, K. M.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 340 - 347
  • [10] Mechanical characterization of board-level 63Sn37Pb and lead-free solder sphere attachment on Cu-Pad/Ni/Au surface finish substrate
    Fan, JW
    Kuo, CT
    Yip, MC
    [J]. PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 712 - 717