Test, diagnosis and fault simulation of embedded RAM modules in SRAM-based FPGAs

被引：2
|
作者：
Niamat, M. Y.
Nemade, D. M.
Jamali, M. M.
机构：
[1] Univ Toledo, Program Comp Sci & Engn Technol, Toledo, OH 43606 USA
[2] Univ Toledo, Dept Elect Engn & Comp Sci, Toledo, OH 43606 USA
来源：
MICROELECTRONIC ENGINEERING | 2007年 / 84卷 / 02期
关键词：
FPGA; test; structural testing; March test; MATS plus; stuck at fault; fault diagnosis;
D O I：
10.1016/j.mee.2006.02.016
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a unique scheme for testing and locating multiple stuck at faults in the embedded RAM modules of SRAM-based FPGAs. The RAM modules are tested using the MATS++ algorithm. The interconnection scheme makes it possible to test all the cells within the RAM modules in the FPGA in just one test configuration. We also develop a diagnosis scheme capable of locating the faulty RAM cells and the CLB in which it is located. In this research, emphasis is also laid on reducing the testing time, which is achieved by partitioning the FPGA into two halves. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码：194 / 203
页数：10
相关论文
共 50 条
  • [21] Designing fault-tolerant techniques for SRAM-based FPGAs
    Kastensmidt, FGD
    Neuberger, G
    Hentschke, RF
    Carro, L
    Reis, R
    IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 552 - 562
  • [22] A Reliable Fault Classifier for Dependable Systems on SRAM-based FPGAs
    Bolchini, Cristiana
    Sandionigi, Chiara
    Fossati, Luca
    Codinachs, David Merodio
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [23] A Comparison of Fault-Tolerant Memories in SRAM-Based FPGAs
    Rollins, Nathaniel
    Fuller, Megan
    Wirthlin, Michael J.
    2010 IEEE AEROSPACE CONFERENCE PROCEEDINGS, 2010,
  • [24] HLS-based Fault Tolerance Approach for SRAM-based FPGAs
    Lojda, Jakub
    Podivinsky, Jakub
    Krcma, Martin
    Kotasek, Zdenek
    2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 301 - 302
  • [25] An analysis based on fault injection of hardening techniques for SRAM-based FPGAs
    Sterpone, L.
    Violante, M.
    Rezgui, S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 2054 - 2059
  • [26] MITIGATING AND TOLERATING SEU EFFECTS IN SWITCH MODULES OF SRAM-BASED FPGAs
    Rohani, Alireza
    Zarandi, Hamid R.
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 171 - 176
  • [27] Radiation test methodology for SRAM-based FPGAs by using THESIC
    Alderighi, M
    Casini, F
    D'Angelo, S
    Faure, F
    Mancini, M
    Pastore, S
    Sechi, GR
    Velazco, R
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 162 - 162
  • [28] Built-in Self-Test Design for Fault Detection of MUXFXs in SRAM-based FPGAs
    Hong, Sheng
    Tao, Wenhui
    Qi, Yunping
    Gao, Cheng
    Xiaozhang, Liu
    Huang, Jiaoying
    Zhang, Dong
    QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 220 - +
  • [29] Defect and fault tolerance SRAM-based FPGAs by shifting the configuration data
    Doumar, A
    Ito, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1104 - 1115
  • [30] A Fast Fault Injection Platform of Multiple SEUs for SRAM-Based FPGAs
    Zhang, Rongsheng
    Xiao, Liyi
    Li, Jie
    Cao, Xuebing
    Qi, Chunhua
    Wang, Mingjiang
    2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN), 2017, : 213 - 217
12345