Test, diagnosis and fault simulation of embedded RAM modules in SRAM-based FPGAs

被引：2

作者：

Niamat, M. Y.

Nemade, D. M.

Jamali, M. M.

机构：

[1] Univ Toledo, Program Comp Sci & Engn Technol, Toledo, OH 43606 USA

[2] Univ Toledo, Dept Elect Engn & Comp Sci, Toledo, OH 43606 USA

来源：

MICROELECTRONIC ENGINEERING | 2007年 / 84卷 / 02期

关键词：

FPGA; test; structural testing; March test; MATS plus; stuck at fault; fault diagnosis;

D O I：

10.1016/j.mee.2006.02.016

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a unique scheme for testing and locating multiple stuck at faults in the embedded RAM modules of SRAM-based FPGAs. The RAM modules are tested using the MATS++ algorithm. The interconnection scheme makes it possible to test all the cells within the RAM modules in the FPGA in just one test configuration. We also develop a diagnosis scheme capable of locating the faulty RAM cells and the CLB in which it is located. In this research, emphasis is also laid on reducing the testing time, which is achieved by partitioning the FPGA into two halves. (c) 2006 Elsevier B.V. All rights reserved.

引用

页码：194 / 203

页数：10

共 50 条

[1] SRAM-Based FPGAs: Testing the Embedded RAM Modules
M. Renovell
J.M. Portal
J. Figueras
Y. Zorian
Journal of Electronic Testing, 1999, 14 : 159 - 167
[2] SRAM-based FPGAs: Testing the embedded RAM modules
Renovell, M
Portal, JM
Figueras, J
Zorian, Y
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 159 - 167
[3] SRAM-based FPGAs: Testing the embedded RAM modules
Renovell, Michel
Portal, Jean-Michel
Figueras, Joan
Zorian, Yervant
Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 14 (01): : 159 - 167
[4] Fault Modeling and Characteristics of SRAM-Based FPGAs
Jing, Naifeng
Lee, Ju-Yueh
Zhang, Chun
Tong, Jiarong
Mao, Zhigang
He, Lei
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 279 - 279
[5] A fault injection tool for SRAM-based FPGAs
Alderighi, M
D'Angelo, S
Mancini, M
Sechi, GR
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
[6] Testing carry logic modules of SRAM-based FPGAs
Sun, XL
Xu, J
Trouborst, P
2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 91 - 98
[7] Testing memory modules in SRAM-based configurable FPGAs
Huang, WK
Meyer, FJ
Park, N
Lombardi, F
INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 1997, : 79 - 86
[8] SRAM-Based FPGAs: A structural test approach
Renovell, M
XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 67 - 72
[9] A structural test methodology for SRAM-Based FPGAs
Renovell, M
15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 385 - 385
[10] Validation Techniques for Fault Emulation of SRAM-based FPGAs
Quinn, Heather
Wirthlin, Michael
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (04) : 1487 - 1500

← 1 2 3 4 5 →