EMULATING SPIKING NEURAL NETWORKS FOR EDGE DETECTION ON FPGA HARDWARE

被引:6
|
作者
Glackin, Brendan [1 ]
Harkin, Jitn [1 ]
McGinnity, Thomas M. [1 ]
Maguire, Liam P. [1 ]
Wu, Qingxiang [1 ]
机构
[1] Univ Ulster, Intelligent Syst Res Ctr, Derry BT48 7JL, North Ireland
关键词
NEURONS;
D O I
10.1109/FPL.2009.5272339
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Spiking Neural Networks (SNNs) are an emerging computing paradigm that attempt to model the biological functions of the human brain. However, as networks approach the biological scale with significantly large numbers of neurons, software simulations face the problem of scalability and increasing computation times. Thus, numerous researchers have targeted hardware implementations in an attempt to more closely replicate the parallel processing capabilities of biological networks. Reconfigurable hardware is seen as a particularly viable platform for attempting to replicate to some degree the natural plasticity and flexibility of the human brain. This paper presents a scalable FPGA based implementation approach that facilitates the accelerated emulation of large-scale SNNs. The approach is validated using a SNN-based edge detection application where an order of magnitude speed performance increase was observed in comparison to a software equivalent implementation.
引用
收藏
页码:670 / 673
页数:4
相关论文
共 50 条
  • [11] HARDWARE IMPLEMENTATION OF STOCHASTIC SPIKING NEURAL NETWORKS
    Rossello, Josep L.
    Canals, Vincent
    Morro, Antoni
    Oliver, Antoni
    INTERNATIONAL JOURNAL OF NEURAL SYSTEMS, 2012, 22 (04)
  • [12] Mapping Spiking Neural Networks to Neuromorphic Hardware
    Balaji, Adarsha
    Das, Anup
    Wu, Yuefeng
    Huynh, Khanh
    Dell'Anna, Francesco G.
    Indiveri, Giacomo
    Krichmar, Jeffrey L.
    Dutt, Nikil D.
    Schaafsma, Siebren
    Catthoor, Francky
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 76 - 86
  • [13] Compiling Spiking Neural Networks to Neuromorphic Hardware
    Song, Shihao
    Balaji, Adarsha
    Das, Anup
    Kandasamy, Nagarajan
    Shackleford, James
    21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), 2020, : 38 - 50
  • [14] Hardware implementation of the simplified digital spiking neural network on FPGA
    Lee K.
    Kim Y.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 405 - 414
  • [15] Graphical representation of data for a multiprocessor array emulating spiking neural networks
    Sokolnicki, Adam
    Sanchez, Giovanny
    Madrenas, Jordi
    Moreno, Manuel
    Sakowicz, Bartosz
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (11A):
  • [16] Hardware Accelerators for Spiking Neural Networks for Energy-Efficient Edge Computing (Extended Abstract)
    Moitra, Abhishek
    Yin, Ruokai
    Panda, Priyadarshini
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 137 - 138
  • [17] AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION
    Johnston, S. P.
    Prasad, G.
    Maguire, L.
    Mcginnity, T. M.
    INTERNATIONAL JOURNAL OF NEURAL SYSTEMS, 2010, 20 (06) : 447 - 461
  • [18] Design and Implementation of Hardware Structure for Online Learning of Spiking Neural Networks Based on FPGA Parallel Acceleration
    Liu Y.
    Cao Y.
    Ye W.
    Lin Z.
    Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science), 2023, 51 (05): : 104 - 113
  • [19] Hardware implementation of a bio-plausible neuron model for evolution and growth of spiking neural networks on FPGA
    Shayani, Hooman
    Bentley, Peter J.
    Tyrrell, Andrew M.
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 236 - +
  • [20] STOCHASTIC SPIKING NEURAL NETWORKS AT THE EDGE OF CHAOS
    Rossello, J. L.
    Canals, V.
    Oliver, A.
    Morro, A.
    PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 2399 - 2406