A segmentation model for partial run-time reconfiguration

被引:0
|
作者
Taher, Mohamed [1 ]
El-Ghazawi, Tarek [1 ]
机构
[1] George Washington Univ, Washington, DC 20052 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconfigurable computing systems have been gaining rising attention. Such systems adapt the overall system to the underlying applications at run-time. However, due to the limited reconfigurable resources, not all needed functionalities can be implemented in the same time. Previous work has considered swapping hardware functions on either a function-by-function basis or by reconfiguring the whole chip. In our previous work we have proposed a configuration management technique based on grouping related functions into fixed size blocks (pages). Pages are swapped in and out as necessary during application execution. However, paging can introduce physical artificial constraints on the grouping decision. In this work, we propose a more general virtual-memory-like technique. This technique discovers related functions and groups them into variable size blocks (segments). This, in addition to block replacement strategies can exploit both spatial and temporal processing locality simultaneously. Simulations, as well as emulation have been performed using the Cray XD1 reconfigurable computer. Results have shown that the proposed model can provide several folds of speed-up over previous techniques.
引用
收藏
页码:745 / 748
页数:4
相关论文
共 50 条
  • [21] On-board partial run-time reconfiguration for pico-satellite constellations
    Vladimirova, Tanya
    Wu, Xiaofeng
    [J]. AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 262 - +
  • [22] Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead
    J.P. Heron
    R. Woods
    S. Sezer
    R.H. Turner
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 97 - 113
  • [23] Development of a Run-Time Reconfiguration System with low reconfiguration overhead
    Heron, JP
    Woods, R
    Sezer, S
    Turner, RH
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 97 - 113
  • [24] Fast run-time reconfiguration for SEU injection
    de Andrés, D
    Albaladejo, J
    Lemus, L
    Gil, P
    [J]. DEPENDABLE COMPUTING - EDCC-5, PROCEEDINGS, 2005, 3463 : 230 - 245
  • [25] A run-time reconfiguration algorithm for VLSI arrays
    Wu, JG
    Thambipillai, S
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 567 - 572
  • [26] Colt: An experiment in wormhole run-time reconfiguration
    Bittner, RA
    Athanas, PM
    Musgrove, MD
    [J]. HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 187 - 194
  • [27] On dynamic run-time processor pipeline reconfiguration
    Tradowsky, Carsten
    Thoma, Florian
    Huebner, Michael
    Becker, Juergen
    [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 419 - 424
  • [28] Run-time partial reconfiguration for removal, placement and routing on the virtex-II PRO
    Raaijmakers, Stefan
    Wong, Stephan
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 679 - 683
  • [29] Energy-aware optimisation for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    [J]. 2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 55 - 62
  • [30] Accelerating run-time reconfiguration on custom computing machines
    Heron, JP
    Woods, RF
    [J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VIII, 1998, 3461 : 595 - 607