A segmentation model for partial run-time reconfiguration

被引:0
|
作者
Taher, Mohamed [1 ]
El-Ghazawi, Tarek [1 ]
机构
[1] George Washington Univ, Washington, DC 20052 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconfigurable computing systems have been gaining rising attention. Such systems adapt the overall system to the underlying applications at run-time. However, due to the limited reconfigurable resources, not all needed functionalities can be implemented in the same time. Previous work has considered swapping hardware functions on either a function-by-function basis or by reconfiguring the whole chip. In our previous work we have proposed a configuration management technique based on grouping related functions into fixed size blocks (pages). Pages are swapped in and out as necessary during application execution. However, paging can introduce physical artificial constraints on the grouping decision. In this work, we propose a more general virtual-memory-like technique. This technique discovers related functions and groups them into variable size blocks (segments). This, in addition to block replacement strategies can exploit both spatial and temporal processing locality simultaneously. Simulations, as well as emulation have been performed using the Cray XD1 reconfigurable computer. Results have shown that the proposed model can provide several folds of speed-up over previous techniques.
引用
收藏
页码:745 / 748
页数:4
相关论文
共 50 条
  • [1] Energy Reduction with Run-Time Partial Reconfiguration
    Liu, Shaoshan
    Pittman, Richard Neil
    Forin, Alessandro
    [J]. FPGA 10, 2010, : 292 - 292
  • [2] Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration
    Elena Moscu Panainte
    Koen Bertels
    Stamatis Vassiliadis
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 161 - 172
  • [3] Support for partial run-time reconfiguration of platform FPGAs
    Silva, Miguel L.
    Ferreira, Joao Canas
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (12) : 709 - 726
  • [4] Interprocedural compiler optimization for partial run-time reconfiguration
    Panainte, Elena Moscu
    Bertels, Koen
    Vassiliadis, Stamatis
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 161 - 172
  • [5] Enhancing relocatability of partial bitstreams for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    [J]. FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 35 - +
  • [6] On Energy Efficiency of Reconfigurable Systems with Run-Time Partial Reconfiguration
    Liu, Shaoshan
    Pittman, Richard Neil
    Forin, Alessandro
    Gaudiot, Jean-Luc
    [J]. 21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [7] A multilayer framework supporting autonomous run-time partial reconfiguration
    Tan, Heng
    DeMara, Ronald F.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (05) : 504 - 516
  • [8] Run-time reconfiguration at Xilinx
    Guccione, SA
    [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873
  • [9] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
    Horta, EL
    Lockwood, JW
    Taylor, DE
    Parlour, D
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
  • [10] Partial run-time reconfiguration of FPGA for computer vision applications
    Birla, Manish
    Vikrani, K. N.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3344 - +