Energy Reduction with Run-Time Partial Reconfiguration

被引：0
|
作者：
Liu, Shaoshan [1 ]
Pittman, Richard Neil [1 ]
Forin, Alessandro [1 ]
机构：
[1] Univ Calif Irvine, Irvine, CA USA
来源：
FPGA 10 | 2010年
关键词：
FPGA; Energy;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：292 / 292
页数：1
相关论文
共 50 条
  • [1] On Energy Efficiency of Reconfigurable Systems with Run-Time Partial Reconfiguration
    Liu, Shaoshan
    Pittman, Richard Neil
    Forin, Alessandro
    Gaudiot, Jean-Luc
    [J]. 21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [2] A segmentation model for partial run-time reconfiguration
    Taher, Mohamed
    El-Ghazawi, Tarek
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 745 - 748
  • [3] Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration
    Elena Moscu Panainte
    Koen Bertels
    Stamatis Vassiliadis
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 161 - 172
  • [4] Support for partial run-time reconfiguration of platform FPGAs
    Silva, Miguel L.
    Ferreira, Joao Canas
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (12) : 709 - 726
  • [5] Enhancing relocatability of partial bitstreams for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    [J]. FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 35 - +
  • [6] Interprocedural compiler optimization for partial run-time reconfiguration
    Panainte, Elena Moscu
    Bertels, Koen
    Vassiliadis, Stamatis
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 161 - 172
  • [7] Energy-aware optimisation for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    [J]. 2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 55 - 62
  • [8] A multilayer framework supporting autonomous run-time partial reconfiguration
    Tan, Heng
    DeMara, Ronald F.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (05) : 504 - 516
  • [9] Run-time reconfiguration at Xilinx
    Guccione, SA
    [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873
  • [10] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
    Horta, EL
    Lockwood, JW
    Taylor, DE
    Parlour, D
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
12345