Jitter considerations in the design of a 10-Gb/s automatic gain control amplifier

被引：10

作者：

Kucharski, D ^{[1
]}

Kornegay, KT ^{[1
]}

机构：

[1] Cornell Univ, Cornell Broadband Commun Res Lab, Ithaca, NY 14853 USA

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2005年 / 53卷 / 02期

关键词：

BiCMOS integrated circuits; broad-band amplifiers; gain control; optical communication; optical receivers; timing jitter;

D O I：

10.1109/TMTT.2004.840731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effects of noise on random jitter in multistage broad-band amplifiers are analyzed. Limiting amplifiers are compared to automatic gain control (AGC) amplifiers with different gain profiles. Results are presented for a 10-Gb/s AGC amplifier implemented in an SiGe process with f(T) of 45 GHz. Active peaking techniques were used to achieve a maximum gain of 48 dB with 7.8 GHz of bandwidth. The amplifier demonstrates low jitter and less than 0.5 dB of peak-to-peak output amplitude variation over a 50-dB input amplitude range. It consumes 30 mW of power from a 3.3-V supply. The amplifier core occupies 0.1 mm(2) and requires no external components.

引用

页码：590 / 597

页数：8

共 50 条

[21] 1-to-40 10-Gb/s channel multicasting and amplification in wideband parametric amplifier
Bres, Camille-Sophie
Boggio, Jose M. Chavez
Alic, Nikola
Radic, Stojan
IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (13-16) : 1417 - 1419
[22] A Monolithic 10-Gb/s CMOS Limiting Amplifier for Low Cost Optical Communication Systems
Liang, Bangli
Kwasniewski, Tad
Wang, Zhigong
Chen, Dianyong
Wang, Bo
Cheng, Dezhong
2008 14TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, (APCC), VOLS 1 AND 2, 2008, : 210 - +
[23] A CMOS 10-Gb/s SONET transceiver
Muthali, HS
Thomas, TP
Young, IA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1026 - 1033
[24] Design of a 10-Gb/s Integrated Limiting Receiver for Silicon Photonics Interconnects
Zhu, Kehan
Balagopal, Sakkarapani
Saxena, Vishal
Kuang, Wan
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 713 - 716
[25] A 10-Gb/s, 1.24 pJ/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression
Su, Ming-Chiuan
Chen, Wei-Zen
Wu, Pei-Si
Chen, Yu-Hsiang
Lee, Chao-Cheng
Jou, Shyh-Jye
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) : 743 - 751
[26] Design of a 10-Gb/s satellite downlink at millimeter-wave frequencies
Ridgway, Richard W.
Nippa, David W.
Yen, Stephen
Barnum, Thomas J.
RF AND MILLIMETER-WAVE PHOTONICS, 2011, 7936
[27] AUTOMATIC GAIN CONTROL-SYSTEMS - DESIGN CONSIDERATIONS AND PARAMETERS
WILLIAMS, NAF
WIRELESS WORLD, 1977, 83 (1501): : 60 - 61
[28] AMPLIFIER WITH AUTOMATIC GAIN-CONTROL
LARIONOV, VA
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1979, 22 (03) : 755 - 756
[29] A 75-dB . Ω 10-Gb/s Transimpedance Amplifier in 0.18-μm CMOS Technology
Jin, Jun-De
Hsu, Shawn S. H.
IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (21-24) : 2177 - 2179
[30] A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback
Huang, Huei-Yan
Chien, Jun-Chau
Lu, Liang-Hung
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) : 1111 - 1120

← 1 2 3 4 5 →