Using domain partitioning in wrapper design for IP cores under power constraints

被引：2

作者：

Yu, Thomas Edison ^{[1
]}

Yoneda, Tomokazu ^{[1
]}

Zhao, Danella ^{[2
]}

Fujiwara, Hideo ^{[1
]}

机构：

[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Kansai Sci City 6300192, Japan

[2] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA

来源：

25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2007年

基金：

日本学术振兴会;

关键词：

multi-clock domain; wrapper design; SoC; embedded core test; test scheduling;

D O I：

10.1109/VTS.2007.86

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a novel design method for power-aware test wrappers targeting embedded cores with multiple clock domains. We show that effective partitioning of clock domains combined with handwidth conversion and gated-clocks would yield shorter test times due to greater flexibility when determining optimal test schedules especially under tight power constraints.

引用

页码：369 / +

页数：3

共 50 条

[1] Effective domain partitioning for multi-clock domain IP core wrapper design under power constraints
Yu, Thomas Edison
Yoneda, Tomokazu
Zhao, Danella
Fujiwara, Hideo
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 807 - 814
[2] Wrapper design for multifrequency IP cores
Xu, Q
Nicolici, N
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) : 678 - 685
[3] Multi-frequency wrapper design and optimization for embedded cores under average power constraints
Xu, Q
Nicolici, N
Chakrabarty, K
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 123 - 128
[4] Test wrapper design and optimization under power constraints for embedded cores with multiple clock domains
Xu, Qiang
Nicolici, Nicola
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (08) : 1539 - 1547
[5] Shelf packing to the design and optimization of a power-aware multi-frequency wrapper architecture for modular IP cores
Zhao, Dan
Chandran, Unni
Fujiwara, Hideo
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 714 - +
[6] Circuit partitioning algorithm for low-power design under area constraints using simulated annealing
Choi, IS
Hwang, SY
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (01): : 8 - 15
[7] Wrapper scan chains design for rapid and low power testing of embedded cores
Han, YH
Hu, Y
Li, XW
Li, HW
Chandra, A
Wen, XQ
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (09) : 2126 - 2134
[8] TEST WRAPPER OPTIMIZATION TECHNIQUE USING BDF AND GA FOR 3D IP CORES
Liu, Jun
Qian, Qingqing
Wu, Xi
Ren, Fuji
Wang, Wei
Chen, Tian
2014 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT, 2014,
[9] Optimization of NoC wrapper design under bandwidth and test time constraints
Hussin, Fawnizu Azmadi
Yoneda, Tomokazu
Fujiwara, Hideo
ETS 2007: 12TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2007, : 35 - +
[10] A Power-Aware Mapping Approach to Map IP Cores onto NoCs under Bandwidth and Latency Constraints
Wang, Xiaohang
Yang, Mei
Jiang, Yingtao
Liu, Peng
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)

← 1 2 3 4 5 →