TEST WRAPPER OPTIMIZATION TECHNIQUE USING BDF AND GA FOR 3D IP CORES

被引:0
|
作者
Liu, Jun [1 ,2 ]
Qian, Qingqing [1 ,2 ]
Wu, Xi [1 ,2 ]
Ren, Fuji [3 ]
Wang, Wei [1 ,2 ]
Chen, Tian [1 ,2 ]
机构
[1] Hefei Univ Technol, Sch Comp & Informat, Hefei 230009, Peoples R China
[2] Hefei Univ Technol, AnHui Prov Key Lab Affect Comp & Adv Intelligent, Hefei 230009, Peoples R China
[3] Univ Tokushima, Fac Engn, Dept Informat Sci & Intelligent Syst, Tokushima 7708502, Japan
关键词
three dimensional intellectual property cores; wrapper chains; through silicon vias; test time; hardware overhead; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To reduce pre-bond and post-bond test cost for 3D IP (Three Dimensional Intellectual Property) cores, this paper proposed a test wrapper optimization technique using BFD(Best Fit Decreasing) and GA (Genetic Algorithm) algorithm under the constraints of TSVs(Through Silicon Vias) number, the proposed technique firstly used BFD to balance the length of pre-bond wrapper chains to reduce pre-bond test time. Then, on the basis of optimization results of pre-bond wrapper chains, the GA was used to stitch pre-bond wrapper chains to form balanced post-bond wrapper chains under the constrained TSVs number to reduce hardware overhead and post-bond test time. Experimental results demonstrated the presented methodology can effectively reduce hardware overhead at the cost of little increased test time.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Optimizing Test Wrapper for Embedded Cores using TSV based 3D SOCs
    Roy, Surajit Kumar
    Giri, Chandan
    Ghosh, Sourav
    Rahaman, Hafizur
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 31 - 36
  • [2] Optimization of Test Wrapper for TSV Based 3D SOCs
    Roy, Surajit Kumar
    Giri, Chandan
    Rahaman, Hafizur
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 511 - 529
  • [3] Optimization of Test Wrapper for TSV Based 3D SOCs
    Surajit Kumar Roy
    Chandan Giri
    Hafizur Rahaman
    Journal of Electronic Testing, 2016, 32 : 511 - 529
  • [4] TSV-Aware 3D Test Wrapper Chain Optimization
    Wu, Yu-Yi
    Huang, Shih-Hsu
    2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,
  • [5] Designing of IP Cores' Test Wrapper Based on BFD Algorithm
    Chen, Sheng-Jian
    Chen, Yong-Yu
    Zhu, Xiao-Bing
    Zhang, Hua-Lei
    INTERNATIONAL CONFERENCE ON MECHANISM SCIENCE AND CONTROL ENGINEERING (MSCE 2014), 2014, : 639 - 643
  • [6] IEEE 1500 Compatible Secure Test Wrapper For Embedded IP Cores
    Chiu, Geng-Ming
    Li, James Chien-Mo
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1039 - 1039
  • [7] Co-Optimization of Test Wrapper Length and TSV for TSV Based 3D SOCs
    Tanusree Kaibartta
    G. P. Biswas
    Debesh Kumar Das
    Journal of Electronic Testing, 2020, 36 : 239 - 253
  • [8] Co-Optimization of Test Wrapper Length and TSV for TSV Based 3D SOCs
    Kaibartta, Tanusree
    Biswas, G. P.
    Das, Debesh Kumar
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (02): : 239 - 253
  • [9] Using domain partitioning in wrapper design for IP cores under power constraints
    Yu, Thomas Edison
    Yoneda, Tomokazu
    Zhao, Danella
    Fujiwara, Hideo
    25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 369 - +
  • [10] Test Cost Optimization Technique for the Pre-Bond Test of 3D ICs
    Chen, Yong-Xiao
    Huang, Yu-Jen
    Li, Jin-Fu
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 102 - 107