Using domain partitioning in wrapper design for IP cores under power constraints

被引:2
|
作者
Yu, Thomas Edison [1 ]
Yoneda, Tomokazu [1 ]
Zhao, Danella [2 ]
Fujiwara, Hideo [1 ]
机构
[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Kansai Sci City 6300192, Japan
[2] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
基金
日本学术振兴会;
关键词
multi-clock domain; wrapper design; SoC; embedded core test; test scheduling;
D O I
10.1109/VTS.2007.86
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel design method for power-aware test wrappers targeting embedded cores with multiple clock domains. We show that effective partitioning of clock domains combined with handwidth conversion and gated-clocks would yield shorter test times due to greater flexibility when determining optimal test schedules especially under tight power constraints.
引用
收藏
页码:369 / +
页数:3
相关论文
共 50 条
  • [21] Hw-sw co-design of mpsoc using fgpa ip cores
    Nita, Iulian
    Zdru, Gabriel
    1600, (75): : 135 - 150
  • [22] Improving Microarchitecture Design and Hardware Generation using Micro-Language IP Cores
    Antonov, Alexander
    Kustarev, Pavel
    Bikovsky, Sergey
    2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,
  • [23] Efficient Design under Uncertainty of Renewable Power Generation Systems Using Partitioning and Regression in the Course of Optimization
    Papadopoulos, Athanasios I.
    Giannakoudis, Garyfallos
    Seferlis, Panos
    Voutetakis, Spyros
    INDUSTRIAL & ENGINEERING CHEMISTRY RESEARCH, 2012, 51 (39) : 12862 - 12876
  • [25] Optimal design of power systems under constraints of reliability and cost
    Farag, AS
    AlBaiyat, S
    ENERGY CONVERSION AND MANAGEMENT, 1997, 38 (07) : 637 - 645
  • [26] Hybrid Edge Partitioner: Partitioning Large Power-Law Graphs under Memory Constraints
    Mayer, Ruben
    Jacobsen, Hans-Arno
    SIGMOD '21: PROCEEDINGS OF THE 2021 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2021, : 1289 - 1302
  • [27] Partitioning Power Grid for the Design of the Zonal Energy Market While Preserving Control Area Constraints
    Blachnik, Marcin
    Wawrzyniak, Karol
    Jakubek, Marcin
    ELECTRONICS, 2021, 10 (05) : 1 - 19
  • [28] Power-Efficient Turbo-Decoder Design based on Algorithm-Specific Power Domain Partitioning
    Roth, Christoph
    Benkeser, Christian
    Huang, Qiuting
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [29] Design and Analysis of NOMA With Adaptive Modulation and Power Under BLER Constraints
    Yahya, Hamad
    Alsusa, Emad
    Al-Dweik, Arafat
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2022, 71 (10) : 11228 - 11233
  • [30] ROBUST CONTROLLER-DESIGN USING FREQUENCY-DOMAIN CONSTRAINTS
    HEFNER, RD
    MINGORI, DL
    JOURNAL OF GUIDANCE CONTROL AND DYNAMICS, 1987, 10 (02) : 158 - 165