共 50 条
- [21] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
- [22] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
- [26] Modified "K"-type multilevel inverter topology with reduced switches, DC sources, and power loss [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (05):
- [27] A DEVELOPED SYMMETRIC/ASYMMETRIC MULTILEVEL CONVERTER TOPOLOGY WITH REDUCED NUMBER OF POWER ELECTRONIC COMPONENTS [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2016, 78 (04): : 109 - 122
- [29] Hybrid multilevel DC link inverter with reduced power electronic switches [J]. FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 626 - 634
- [30] A Novel Topology for Multilevel Inverter with Reduced Number of Switches [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354