Real-time stereo vision FPGA chip with low error rate

被引：0

作者：

Park, Sungchan ^{[1
]}

Jeong, Hong ^{[1
]}

机构：

[1] Pohang Univ Sci & Technol, Pohang 790784, Kyungbuk, South Korea

来源：

MUE: 2007 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND UBIQUITOUS ENGINEERING, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

As a step towards real-time stereo, we will present a fast and efficient VLSI architecture and implementation of a stereo matching algorithm which has a low error rate. The architecture has the form of linear systolic array using simple processing element(PE)s that are connected with neighboring PEs. Due to this simple full parallel structure, it is smaller in the time complexity load than other methods. Thus our structure is more adequate for high resolution and real-time applications like the 3D video conference, the Z-keying, and the virtual reality. Our chip can process 320 by 240 images of 128 levels at 30 frames/s.

引用

页码：751 / +

页数：2

共 50 条

[1] A real-time stereo vision system with FPGA
Miyajima, Y
Maruyama, T
[J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 448 - 457
[2] Real-Time Low-Power FPGA Architecture for Stereo Vision
Puglia, Luca
Vigliar, Mario
Raiconi, Giancarlo
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1307 - 1311
[3] Real-time stereo vision processing system in a FPGA
Cuadrado, Carlos
Zuloaga, Aitzol
Martin, Jose L.
Lazaro, Jesus
Jimenez, Jaime
[J]. IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3828 - +
[4] A real-time FPGA based architecture for stereo vision
Arias-Estrada, M
Xicotencatl, JM
[J]. REAL-TIME IMAGING V, 2001, 4303 : 59 - 66
[5] Real-time low-power binocular stereo vision based on FPGA
Gang Wu
Jinglei Yang
Hao Yang
[J]. Journal of Real-Time Image Processing, 2022, 19 : 29 - 39
[6] Real-time low-power binocular stereo vision based on FPGA
Wu, Gang
Yang, Jinglei
Yang, Hao
[J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2022, 19 (01) : 29 - 39
[7] Real-Time Binocular Stereo Vision System Based on FPGA
Ma, Jiawei
Yin, Wei
Zuo, Chao
Feng, Shijie
Chen, Qian
[J]. SIXTH INTERNATIONAL CONFERENCE ON OPTICAL AND PHOTONIC ENGINEERING (ICOPEN 2018), 2018, 10827
[8] FPGA Design and Implementation of a Real-Time Stereo Vision System
Jin, S.
Cho, J.
Pham, X. D.
Lee, K. M.
Park, S. -K.
Kim, M.
Jeon, J. W.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (01) : 15 - 26
[9] Low-cost and Real-time Hardware Implementation of Stereo Vision System on FPGA
Fathi, Mostafa
Sheikhaei, Samad
Tavakoli, Javad
[J]. 2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 258 - 263
[10] Real-time High-quality Stereo Vision System in FPGA
Wang, Wenqiang
Yan, Jing
Xu, Ningyi
Wang, Yu
Hsu, Feng-Hsiung
[J]. PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 358 - 361

← 1 2 3 4 5 →