CLOCKED SEMI-FLOATING-GATE ULTRA LOW-VOLTAGE CURRENT MULTIPLIER

被引：2

作者：

Berg, Y. ^{[1
]}

Mirmotahari, O. ^{[1
]}

机构：

[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway

来源：

2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年

关键词：

CIRCUITS;

D O I：

10.1109/ECCTD.2009.5275022

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we present a ultra low voltage current mode multiplier. The current multiplier is based on a clocked semi floating gate design strategy used for ultra low voltage digital and analog design. By imposing offsets to semi-floating-gate nodes the current level may be increased while maintaining a very low supply voltage. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. A current multiplier able to operate at supply voltages below 200mV is presented and simulated data are provided. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90nm CMOS process.

引用

页码：445 / 448

页数：4

共 50 条

[1] CLOCKED SEMI-FLOATING-GATE ULTRA LOW-VOLTAGE INVERTING CURRENT MIRROR
Berg, Y.
Mirmotahari, O.
[J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 307 - 310
[2] CLOCKED SEMI-FLOATING-GATE ULTRA LOW-VOLTAGE SYMMETRIC AND BIDIRECTIONAL CURRENT MIRROR
Berg, Y.
Mirmotahari, O.
[J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 315 - 318
[3] Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors
Berg, Yngvar
[J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 93 - 98
[4] CLOCKED SEMI-FLOATING-GATE PSEUDO DIFFERENTIAL PAIR FOR LOW-VOLTAGE ANALOG DESIGN
Berg, Y.
Mirmotahari, O.
[J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 441 - 444
[5] An Ultra-Low-Voltage, Semi-Floating-Gate, Domino, Dual-Rail, NOR Gate
Dadashi, Ali
Mirmotahari, Omid
Berg, Yngvar
[J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 61 - 64
[6] Ultra low-voltage current squaring and multiplier
Vlassis, Spyridon
Souliotis, George
Plessas, Fotis
[J]. 2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
[7] Low-voltage floating-gate current mirrors
Berg, Y
Lande, TS
Naess, S
[J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 21 - 24
[8] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
Berg Y.
Næss Ø.
Høvin M.E.
Gundersen H.
[J]. Analog Integrated Circuits and Signal Processing, 2001, 26 (1) : 63 - 73
[9] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
Berg, Y
Næss, O
Hovin, ME
Gundersen, H
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 26 (01) : 63 - 73
[10] Low-Voltage Ultra-Low-Power Current Conveyor Based on Quasi-Floating Gate Transistors
Khateb, Fabian
Khatib, Nabhan
Kubanek, David
[J]. RADIOENGINEERING, 2012, 21 (02) : 725 - 735

← 1 2 3 4 5 →