CLOCKED SEMI-FLOATING-GATE ULTRA LOW-VOLTAGE INVERTING CURRENT MIRROR

被引:0
|
作者
Berg, Y. [1 ]
Mirmotahari, O. [1 ]
机构
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
关键词
CIRCUITS;
D O I
10.1109/SOCCON.2009.5398036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a low voltage inverting current mirror based on clocked semi-floating-gate transistors used in low-voltage digital CMOS circuits [1]. By applying offsets to semifloating-gate nodes the current level may be increased compared to non-floating-gate design applying ultra low supply voltages. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed inverted current mirror can operate at supply voltages below 2507mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90nm, CMOS process.
引用
收藏
页码:307 / 310
页数:4
相关论文
共 50 条
  • [31] Analysis on Temperature Coefficient of a Low-Voltage Current Mirror
    Wada, Kazuyuki
    Takano, Masashi
    Sekine, Kawori
    [J]. 2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [32] Floating Gate Wilson Current Mirror for Low Power Applications
    Madhushankara, M.
    Shetty, Prashanth Kumar
    [J]. TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 500 - 507
  • [33] Novel low-voltage ultra-low-power DVCC based on floating-gate folded cascode OTA
    Khateb, Fabian
    Khatib, Nabhan
    Koton, Jaroslav
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (08) : 1010 - 1017
  • [34] Quadrature oscillator based on a novel low-voltage ultra-low-power quasi-floating-gate DVCC
    Khateb, F.
    Khatib, N.
    Koton, J.
    Herencsar, N.
    [J]. SCIENTIA IRANICA, 2018, 25 (06) : 3477 - 3489
  • [35] A folded floating-gate differential pair for low-voltage applications
    Minch, BA
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 253 - 256
  • [36] A low-voltage MOS cascode current mirror for all current levels
    Minch, BA
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 53 - 56
  • [37] Dual Low-Voltage IC Design for High-Voltage Floating Gate Drives
    Yin, Yan
    Zane, Regan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1751 - 1758
  • [38] A bulk-driven quasi-floating gate FVF current mirror for low voltage, low power applications
    Bchir, Mounira
    Aloui, Imen
    Hassen, Nejib
    [J]. INTEGRATION-THE VLSI JOURNAL, 2020, 74 : 45 - 54
  • [39] An Extremely Low-Voltage and High-Compliance Current Mirror
    Monfaredi, Khalil
    Faraji Baghtash, Hassan
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (01) : 30 - 53
  • [40] A true low-voltage CMOS class AB current mirror
    Palmisano, G
    Pennisi, S
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 249 - 252