BSIM3 RF models for MOS transistors: A novel technique for substrate network extraction

被引：0

作者：

Rustagi, SC ^{[1
]}

Liao, HL ^{[1
]}

Shi, JL ^{[1
]}

Xiong, YZ ^{[1
]}

机构：

[1] Inst Microelect, Singapore 117685, Singapore

来源：

ICMTS 2003: PROCEEDINGS OF THE 2003 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES | 2003年

关键词：

D O I：

10.1109/ICMTS.2003.1197427

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel technique for extraction of substrate network and other extrinsic elements of the RF model for the MOS transistors. RF measurements in the common-gate configuration of the MOS transistors are used for the extraction of the substrate network. The values of the extracted substrate network elements are found to consistently scale with number of fingers. The measured large signal behavior (P-in-P-out characteristics) compare very well with the one modeled by the extracted parameters.

引用

页码：118 / 123

页数：6

共 50 条

[1] Extraction of the BSIM3 1/f noise parameters in CMOS transistors
Vildeuil, JC
Valenza, M
Rigaud, D
MICROELECTRONICS JOURNAL, 1999, 30 (02) : 199 - 205
[2] BSIM3 MOSFET model accuracy for RF circuit simulation
Tin, SF
Osman, AA
Mayaram, K
Hu, CM
1998 IEEE RADIO AND WIRELESS CONFERENCE PROCEEDINGS - RAWCON 98, 1998, : 351 - 354
[3] Modeling MOS snapback for circuit-level ESD simulation using BSIM3 and VBIC models
Zhou, YZ
Connerney, D
Carroll, R
Luk, T
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 476 - 481
[4] SPICE BSIM3 model parameter extraction and optimisation: practical considerations
Abebe, H.
Tyree, V.
Morris, H.
Vernier, P. T.
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 2007, 44 (03) : 249 - 262
[5] Automatic BSIM3/4 model parameter extraction with penalty function
Mahotin, Y
Lyumkis, E
NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 167 - 170
[6] Extraction of scalable electrical model for a SOI JFET using BSIM3 model
Cozzi, Simona A.
Labate, Lorenzo
Stella, Roberto
MICROELECTRONICS JOURNAL, 2013, 44 (01) : 39 - 44
[7] Optimization of BSIM3 I-V modeling of high voltage MOS devices
Department of Electronic Engineering, School of Information Science and Technology, East China Normal University, Shanghai 200062, China
不详
Pan Tao Ti Hsueh Pao, 2006, 6 (1073-1077):
[8] Compact modeling of amorphous-silicon thin-film transistors with BSIM3
Shringarpure, Rahul
Venugopal, Sameer
Kaftanoglu, Korhan
Clark, Lawrence T.
Allee, David R.
Bawolek, Edward
JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2008, 16 (11) : 1147 - 1155
[9] Modeling of high-voltage NMOS transistors using extended BSIM3 model
Pieczynski, J.
Doncov, I.
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 75 - 80
[10] SPICE BSIM3 Model Parameters Extraction and Optimization for Low Temperature Application
Abebe, H.
Tyree, V.
Cockerham, N. S.
NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 647 - 650

← 1 2 3 4 5 →