Multi-Valued Logic Circuits Based on Organic Anti-ambipolar Transistors

被引:122
|
作者
Kobashi, Kazuyoshi [1 ,2 ]
Hayakawa, Ryoma [1 ]
Chikyow, Toyohiro [1 ]
Wakayama, Yutaka [1 ,2 ]
机构
[1] NIMS, Int Ctr Mat Nanoarchitecton WPI MANA, 1-1 Namiki, Tsukuba, Ibaraki 3050044, Japan
[2] Kyushu Univ, Fac Engn, Dept Chem & Biochem, 1-1 Namiki, Tsukuba, Ibaraki 3050044, Japan
关键词
Organic field-effect transistor; multivalued logic circuit; anti-ambipolar transistor; ternary inverter; TRANSPORT-PROPERTIES; SINGLE-CRYSTAL; DEVICE; HETEROJUNCTION; DIODES;
D O I
10.1021/acs.nanolett.8b01357
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Multivalued logic circuits, which can handle more information than conventional binary logic circuits, have attracted much attention as a promising way to improve the data-processing capabilities of integrated circuits. In this study, we developed a ternary inverter based on organic field-effect transistors (OFET) as a potential component of high-performance and flexible integrated circuits. Key elements are anti-ambipolar and n-type OFETs connected in series. First, we demonstrate an organic ternary inverter that exhibits three distinct logic states. Second, the operating voltage was greatly reduced by taking advantage of an Al2O3 gate dielectric. Finally, the operating voltage was finely tuned by the designing of the device geometry. These results are achievable owing to the flexible controllability of the device configuration, suggesting that the organic ternary inverter plays an important role with regard to high-performance I organic integrated circuits.
引用
收藏
页码:4355 / 4359
页数:5
相关论文
共 50 条
  • [41] Multi-Valued Logic Based on Probability-Generated Aggregators
    Kagan, Eugene
    Rybalov, Alexander
    Yager, Ronald
    2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,
  • [42] Multi-valued logic arbiter PUF designs based on CNTFETs
    Momeni, Hossein
    Ghazizadeh, Amir
    Sharifi, Fazel
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 102
  • [43] Symmetric ternary logic based multi-valued learning network
    Xu, Li
    Zhu, Jing
    Jiang, Jingping
    Jisuanji Xuebao/Chinese Journal of Computers, 21 (06): : 553 - 559
  • [44] Design of Multi-Valued Logic Circuit Using Carbon Nano Tube Field Transistors
    Ratankumar, S., V
    Rao, L. Koteswara
    Kumar, M. Kiran
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 73 (03): : 5283 - 5298
  • [45] MDD-based synthesis of Multi-Valued Logic Networks
    Drechsler, R
    Thornton, M
    Wessels, D
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 41 - 46
  • [46] Unified Compact Model for Thin-Film Heterojunction Anti-Ambipolar Transistors
    Yoo, Hocheon
    Kim, Chang-Hyun
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (09) : 1323 - 1326
  • [47] Multi-valued logic pass gate network using neuron-MOS transistors
    Shen, J
    Inaba, M
    Tanno, K
    Ishizuka, O
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 15 - 20
  • [48] Design of a Flash-based Circuit for Multi-valued Logic
    Abusultan, Monther
    Khatri, Sunil P.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 41 - 46
  • [49] Assumption based multi-valued semantics for extended logic programs
    Stamate, Daniel
    ISMVL 2006: 36th International Symposium on Multiple-Valued Logic, 2006, : 62 - 68
  • [50] Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures
    Nadeem, Mohamed
    Drechsler, Rolf
    2024 IEEE 54TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, ISMVL 2024, 2024, : 149 - 154