共 50 条
- [41] Multi-Valued Logic Based on Probability-Generated Aggregators 2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,
- [43] Symmetric ternary logic based multi-valued learning network Jisuanji Xuebao/Chinese Journal of Computers, 21 (06): : 553 - 559
- [44] Design of Multi-Valued Logic Circuit Using Carbon Nano Tube Field Transistors CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 73 (03): : 5283 - 5298
- [45] MDD-based synthesis of Multi-Valued Logic Networks 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 41 - 46
- [47] Multi-valued logic pass gate network using neuron-MOS transistors 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 15 - 20
- [48] Design of a Flash-based Circuit for Multi-valued Logic PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 41 - 46
- [49] Assumption based multi-valued semantics for extended logic programs ISMVL 2006: 36th International Symposium on Multiple-Valued Logic, 2006, : 62 - 68
- [50] Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures 2024 IEEE 54TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, ISMVL 2024, 2024, : 149 - 154