共 50 条
- [2] Polynomial Formal Verification exploiting Constant Cutwidth PROCEEDINGS OF THE 2023 34TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, RSP 2023, 2023,
- [3] Polynomial Formal Verification of Approximate Adders with Constant Cutwidth IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
- [4] Verification of multi-valued logic networks 1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 10 - 15
- [5] Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic 2022 IEEE 52ND INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2022), 2022, : 9 - 14
- [6] Basic circuits for multi-valued sequential logic Analog Integrated Circuits and Signal Processing, 2013, 74 : 91 - 96
- [9] MULTI-VALUED LOGIC ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1978, 33 (11-1): : 376 - 382
- [10] Fault characterization and testability considerations in Multi-Valued logic circuits 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 262 - 267