Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors

被引:4
|
作者
de Souza, Michelly [1 ]
Barraud, Sylvain [2 ]
Casse, Mikael
Vinet, Maud [2 ]
Faynot, Olivier [2 ]
Pavanello, Marcelo Antonio [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, SP, Brazil
[2] Univ Grenoble Alpes, CEA Leti, MINATEC Campus, Grenoble, France
基金
巴西圣保罗研究基金会;
关键词
junctionless transistor; nanowire transistor; variability; matching; electrical characterization; MODEL;
D O I
10.1109/ESSDERC53440.2021.9631827
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, experimental assessment of the variability of threshold voltage and drain current in junctionless nanowire nMOS transistors is presented. Die-to-die variability of threshold voltage and drain current is presented and compared to inversion mode nanowire with the same dimensions. Although the junctionless nanowires have shown larger threshold voltage matching coefficients than inversion mode devices, the variability obtained experimentally has shown to be smaller than predicted by some simulations reported in the literature. Also, it has been shown that as the channel length of junctionless nanowire transistors is reduced, the current variability becomes smaller than in inversion mode nanowires, at the same current level and dimensions.
引用
收藏
页码:223 / 226
页数:4
相关论文
共 50 条
  • [41] Leakage current conduction in metal gate junctionless nanowire transistors
    Oproglidis, T. A.
    Karatsori, T. A.
    Barraud, S.
    Ghibaudo, G.
    Dimitriadis, C. A.
    SOLID-STATE ELECTRONICS, 2017, 131 : 20 - 23
  • [42] A New Series Resistance Extraction Method for Junctionless Nanowire Transistors
    Trevisoli, Renan
    Doria, Rodrigo T.
    de Souza, Michelly
    Barraud, Sylvain
    Vinet, Maud
    Pavanello, Marcelo A.
    2016 31ST SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2016,
  • [43] On the Application of Junctionless Nanowire Transistors in Basic Analog Building Blocks
    de Souza, Michelly
    Doria, Rodrigo T.
    Trevisoli, Renan
    Barraud, Sylvain
    Pavanello, Marcelo A.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 (20) : 234 - 242
  • [44] Investigations of junctionless nanowire transistors with non-uniform channel
    Zhu, Yunxi
    Lou, Haijun
    Li, Binghua
    Lin, Xinnan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 438 - 440
  • [45] Experimental Analysis of Self-Heating Effects Using the Pulsed IV Method in Junctionless Nanowire Transistors
    Bergamaschi, Flavio Enrico
    Mariniello, Genaro
    Barraud, Sylvain
    Pavanello, Marcelo Antonio
    2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2018,
  • [46] Evaluation of variability performance of junctionless and conventional Trigate transistors
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2012, 75 : 13 - 15
  • [47] High-performance poly-Si nanowire NMOS transistors
    Lin, Horng-Chih
    Su, Chun-Jung
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (02) : 206 - 212
  • [48] Lateral Spacers Influence on the Effective Channel Length of Junctionless Nanowire Transistors
    Trevisoli, Renan
    Doria, Rodrigo T.
    de Souza, Michelly
    Pavanello, Marcelo A.
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [49] The piezoresistive effect in n-type junctionless silicon nanowire transistors
    Kang, Ting-Kuo
    NANOTECHNOLOGY, 2012, 23 (47)
  • [50] Modeling the Interface Trap Density Influence on Junctionless Nanowire Transistors Behavior
    Trevisoli, R.
    Doria, R. T.
    de Souza, M.
    Pavanello, M. A.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,